• Title/Summary/Keyword: capacitance technique

Search Result 241, Processing Time 0.026 seconds

MLFMA for Capacitance Extraction using Adaptive Triangular Mesh

  • Kim, Han;Ahn, Chang-Hoi
    • Journal of electromagnetic engineering and science
    • /
    • v.1 no.1
    • /
    • pp.78-82
    • /
    • 2001
  • For fast capacitance computation, a simple mesh refinement technique on MLFMA(Multi-Level Fast Multipole Algorithm) is proposed The triangular meshes are refined mainly in the area which has heavy charge density. The technique is applied to the capacitance extraction of three dimensional conductors. The results show good convergence with comparable accuracy. An adaptive technique concerned with MLFMA is useful to reduce computation time and the number of elements without additional computational efforts in large three dimensional problems.

  • PDF

Trench Power MOSFET using Separate Gate Technique for Reducing Gate Charge (Gate 전하를 감소시키기 위해 Separate Gate Technique을 이용한 Trench Power MOSFET)

  • Cho, Doohyung;Kim, Kwangsoo
    • Journal of IKEEE
    • /
    • v.16 no.4
    • /
    • pp.283-289
    • /
    • 2012
  • In this paper, We proposed Separate Gate Technique(SGT) to improve the switching characteristics of Trench power MOSFET. Low gate-to-drain 전하 (Miller 전하 : Qgd) has to be achieved to improve the switching characteristics of Trench power MOSFET. A thin poly-silicon deposition is processed to form side wall which is used as gate and thus, it has thinner gate compared to the gate of conventional Trench MOSFET. The reduction of the overlapped area between the gate and the drain decreases the overlapped charge, and the performance of the proposed device is compared to the conventional Trench MOSFET using Silvaco T-CAD. Ciss(input capacitance : Cgs+Cgd), Coss(output capacitance : Cgd+Cds) and Crss(reverse recovery capacitance : Cgd) are reduced to 14.3%, 23% and 30% respectively. To confirm the reduction effect of capacitance, the characteristics of inverter circuit is comprised. Consequently, the reverse recovery time is reduced by 28%. The proposed device can be fabricated with convetional processes without any electrical property degradation compare to conventional device.

Theoretical Analysis of Phase Detector Technique for the Measurement of Cell Membrane Capacitance During Exocytosis (세포외 분비시 막 캐패시턴스를 측정하기 위한 위상감지법(phase detector technique)의 이론적 분석.)

  • Cha, Eun-Jong;Goo, Yong-Sook;Lee, Tae-Soo
    • Progress in Medical Physics
    • /
    • v.3 no.2
    • /
    • pp.43-57
    • /
    • 1992
  • Phase detector techique provides a unique probe to membrane recycling phenomenon by enabling dynamic monitoring of cell membrane capacitance. However, it has inherent errors due to constant changes in measurement environments. The present study analyzed several error sources to develope application criteria of this technique. and the following was found based on a theoretical analysis. The initial phase angle has to be appropriately selected to minimize the error due to perturbation of access and membrane conductances. Excitation frequency is also important to determine the initial phase angle. However. deviation of the phase angle from a predetermined initial value during the measurement period does not affect capacitance estimation to a significant degree. Despite an appropriate initial phase selection an error in scaling factor is expected for a large increase in capacitance during exocytosis. which may be overcome by iteratively correcting the scaling factor over the measurement period. These results will provide a useful guideline in practical application of this technique.

  • PDF

FE and ANN model of ECS to simulate the pipelines suffer from internal corrosion

  • Altabey, Wael A.
    • Structural Monitoring and Maintenance
    • /
    • v.3 no.3
    • /
    • pp.297-314
    • /
    • 2016
  • As the study of internal corrosion of pipeline need a large number of experiments as well as long time, so there is a need for new computational technique to expand the spectrum of the results and to save time. The present work represents a new non-destructive evaluation (NDE) technique for detecting the internal corrosion inside pipeline by evaluating the dielectric properties of steel pipe at room temperature by using electrical capacitance sensor (ECS), then predict the effect of pipeline environment temperature (${\theta}$) on the corrosion rates by designing an efficient artificial neural network (ANN) architecture. ECS consists of number of electrodes mounted on the outer surface of pipeline, the sensor shape, electrode configuration, and the number of electrodes that comprise three key elements of two dimensional capacitance sensors are illustrated. The variation in the dielectric signatures was employed to design electrical capacitance sensor (ECS) with high sensitivity to detect such defects. The rules of 24-electrode sensor parameters such as capacitance, capacitance change, and change rate of capacitance are discussed by ANSYS and MATLAB, which are combined to simulate sensor characteristic. A feed-forward neural network (FFNN) structure are applied, trained and tested to predict the finite element (FE) results of corrosion rates under room temperature, and then used the trained FFNN to predict corrosion rates at different temperature using MATLAB neural network toolbox. The FE results are in excellent agreement with an FFNN results, thus validating the accuracy and reliability of the proposed technique and leads to better understanding of the corrosion mechanism under different pipeline environmental temperature.

Efficient Multi-Touch Detection Algorithm for Large Touch Screen Panels

  • Mohamed, Mohamed G.A.;Cho, Tae-Won;Kim, HyungWon
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.3 no.4
    • /
    • pp.246-250
    • /
    • 2014
  • Large mutual capacitance touch screen panels (TSP) are susceptible to display and ambient noise. This paper presents a multi-touch detection algorithm using an efficient noise compensation technique for large mutual capacitance TSPs. The sources of noise are presented and analyzed. The algorithm includes the steps to overcome each source of noise. The algorithm begins with a calibration technique to overcome the TSP mutual capacitance variation. The algorithm also overcomes the shadow effect of a hand close to TSP and mutual capacitance variation by dynamic threshold calculations. Time and space filters are also used to filter out ambient noise. The experimental results were used to determine the system parameters to achieve the best performance.

Oil Film Thickness Measurement of Engine Bearing and Cam/tappet Contact in an Automotive Engine

  • Choi, Jae-Kwon;Min, Byung-Soon;Han, Dong-Chul
    • Tribology and Lubricants
    • /
    • v.11 no.5
    • /
    • pp.71-77
    • /
    • 1995
  • The capacitance technique was used to measure the minimum oil film thickness in engine bearing and the central oil film thickness between cam and tappet. This method is based on the measurement of total capacitance of oil film. For the measurement of the oil film thickness between cam and tappet, two surfaces were assumed to be flat and parallel within the Hertzian region and all the measured capacitance originated from this region. Shear rates from the measured minimum oil film thickness are over 10$^{6}$ sec$^{-1}$ in the greater part in both two cases. The minimum oil film thickness in engine bearing is larger than the surface roughness. Between cam and tappet it is mostly smaller than the surface roughness. In spite of the awkward restriction of the reliability of measured oil film thickness, it was known that the capacitance technique makes it possible to measure the oil film thickness in elastohydrodynamic and mixed lubrication regimes as well as in hydrodynamic regime. Therefore, it is also possible to classify the lubrication regimes based on the oil film thickness.

Screen-printed carbonaceous matrrials for photocapacitor electrode (스크린 프린터에 의한 광캐패시터용 카본 전극 제작)

  • Choi, Woo-Jin;Kwak, Dong-Joo;Sung, Youl-Moon;Ha, Soon-Ho
    • Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
    • /
    • 2009.10a
    • /
    • pp.411-414
    • /
    • 2009
  • Photo-capacitor electrodes are attracting great attention because of their high capacitance and potential applications in electronic devices. Carbon capacitor, active carbon capacitor and its combination will be fabricated using simple sandwich capacitor electrode method as carbonaceous material on each type of capacitor electrodes with 20 ${\times}$ 15 mm cell size. Carbon/active carbon cell was fabricated using sol-gel process with 120oC dry temperature in l hour and using sintering process with 500oC in 2 hour. The effect of sintering temperature on carbon properties was also investigated with X-ray diffraction technique to get the best sintering temperature. The detail of fabrication process will be explained. Elemental composition in electrode material can be measured using quantitative spectroscopic as and a cyclic voltammetric technique was used to study the combined effects of electrode material and effect of annealing temperature and also time on the capacitance of thermally treated in capacitor electrode. In this work, characterization impedance technique is used to measurement of capacitance and giving complementary results. Active carbon as carbonaceous material has a better capacitance in charge/discharge process with mean thickness $32{\mu}m$ and with particle size $1{\mu}m$ to $4.5{\mu}m$ in 20 ${\times}$ 15 mm sample size of capacitor electrode.

  • PDF

Piezoelectric shunt damping by synchronized switching on negative capacitance and adaptive voltage sources

  • Qureshi, Ehtesham Mustafa;Shen, Xing;Chen, JinJin
    • International Journal of Aeronautical and Space Sciences
    • /
    • v.15 no.4
    • /
    • pp.396-411
    • /
    • 2014
  • Synchronized switch damping (SSD) techniques have recently been developed for structural vibration control using piezoelectric materials. In these techniques, piezoelectric materials are bonded on the vibrating structure and shunted by a network of electrical elements. These piezoelectric materials are switched according to the amplitude of the excitation force to damp vibration. This paper presents a new SSD technique called 'synchronized switch damping on negative capacitance and adaptive voltage sources' (SSDNCAV). The technique combines the phenomenon of capacitance transient charging and electrical resonance to effectively dampen the structural vibration. Also, the problem of stability observed in the previous SSD techniques is effectively addressed by adapting the voltage on the piezoelectric patch according to the vibration amplitude of the structure. Analytical expressions of vibration attenuation at the resonance frequency are derived, and the effectiveness of this new technique is demonstrated, for the control of a resonant cantilever beam with bonded piezoelectric patches, by comparing with SSDI, SSDVenh, and SSDNC techniques. Theoretical predictions and experimental results show the remarkable vibration damping capability of SSDNCAV technique, which was better than the previous SSD techniques. The broadband vibration control capabilities of SSDNCAV technique are also demonstrated, which exceed those of previous SSD techniques.

A Study on Capacitance Enhancement by Hemispherical Grain Silicon and Process Condition Properties (Hemispherical Grain Silicon에 의한 정전용량 확보 및 공정조건 특성에 관한 연구)

  • 정양희;정재영;이승희;강성준;이보희;유일현;최남섭
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.4 no.4
    • /
    • pp.809-815
    • /
    • 2000
  • The box capacitor structure with HSG-Si described here reliably achieves a cell capacitance of 28fF with a cell area of a $0.4820\mum^2$ for 128Mbit DRAM. An HSG-Si formation technology with seeding method, which employs Si2H6 molecule irradiation and annealing, was applied for realizing 64Mbit and larger DRAMS. By using this technique, grain size controlled HSG-Si can be fabricated on in-situ phosphorous doped amorphous silicon electrodes. The HSG-Si fabrication technology achieves twice the storage capacitance with high reliability for the stacked capacitors.The box capacitor structure with HSG-Si described here reliably achieves a cell capacitance of 28fF with a cell area of a $0.4820\mum^2$ for 128Mbit DRAM. An HSG-Si formation technology with seeding method, which employs Si2H6 molecule irradiation and annealing, was applied for realizing 64Mbit and larger DRAMS. By using this technique, grain size controlled HSG-Si can be fabricated on in-situ phosphorous doped amorphous silicon electrodes. The HSG-Si fabrication technology achieves twice the storage capacitance with high reliability for the stacked capacitors.

  • PDF

A Monitoring Technique of Pole Transformers using AC Bridge Circuit (AC 브리지 회로에 의한 주상 변압기의 감시 기법)

  • Yoon, Yong-Han;Min, Kyeoung-Rae;Choi, Do-Hyuk;Kim, Jae-Chul
    • Proceedings of the KIEE Conference
    • /
    • 2000.07a
    • /
    • pp.544-546
    • /
    • 2000
  • This paper presents a monitoring technique of pole transformers using AC bridge circuit. And to detect the capacitance in oil more effectively, this paper used AC bridge circuit. The sensor in oil which could be placed inside of the distribution transformer can measures the changes of capacitance in oil. And with the sensing of the upper part's capacitance, it is possible to determine the changes of the oil height. Establishment of the proposed system helps to build the confidence in monitoring of the pole transformers.

  • PDF