• Title/Summary/Keyword: bias circuit

Search Result 461, Processing Time 0.026 seconds

A Highly Linear and Efficient DMB CMOS Power Amplifier with Adaptive Bias Control and 2nd Harmonic Termination circuit (적응형 바이어스 조절 회로와 2차 고조파 종단 회로를 이용한 고선형성 고효율 DMB CMOS 전력증폭기)

  • Choi, Jae-Won;Seo, Chul-Hun
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.44 no.1
    • /
    • pp.32-37
    • /
    • 2007
  • A DMB CMOS power amplifier (PA) with high efficiency and linearity is present. For this work, a 0.13-um standard CMOS process is employed and all components of the proposed PA are fully integrated into one chop including output matching network and adaptive bias control circuit. To improve the efficiency and linearity simultaneously, an adaptive bias control circuit is adopted along with second harmonic termination circuit at the drain node. The PA is shown a $P_{1dB}$ of 16.64 dBm, power added efficiency (PAE) of 38.31 %, and power gain of 24.64 dB, respectively. The third-order intermodulation (IMD3) and the fifth-order intermodulation (IMD5) have been -24.122 dBc and -37.156 dBc, respectively.

Improving Stability and Characteristic of Circuit and Structure with the Ceramic Process Variable of Dualband Antenna Switch Module (Dual band Antenna Switch Module의 LTCC 공정변수에 따른 안정성 및 특성 개선에 관한 연구)

  • Lee Joong-Keun;Yoo Joshua;Yoo Myung-Jae;Lee Woo-Sung
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.12 no.2 s.35
    • /
    • pp.105-109
    • /
    • 2005
  • A compact antenna switch module for GSM/DCS dual band applications based on multilayer low temperature co-fired ceramic (LTCC) substrate is presented. Its size is $4.5{\times}3.2{\times}0.8 mm^3$ and insertion loss is lower than 1.0 dB at Rx mode and 1.2 dB at Tx mode. To verify the stability of the developed module to the process window, each block that is diplexer, LPF's and bias circuit is measured by probing method in the variation with the thickness of ceramic layer and the correlation between each block is quantified by calculating the VSWR In the mean while, two types of bias circuits -lumped and distributed - are compared. The measurement of each block and the calculation of VSWR give good information on the behavior of full module. The reaction of diplexer to the thickness is similar to those of LPF's and bias circuit, which means good relative matching and low value of VSWR, so total insertion loss is maintained in quite wide range of the thickness of ceramic layer at both band. And lumped type bias circuit has smaller insertion itself and better correspondence with other circuit than distributed stripline structure. Evaluated ceramic module adopting lumped type bias circuit has low insertion loss and wider stability region of thickness over than 6um and this can be suitable for the mass production. Stability characterization by probing method can be applied widely to the development of ceramic modules with embedded passives in them.

  • PDF

Design of Bias Circuit for Measuring the Multi-channel ISFET (다채널 ISFET 측정용 단일 바이어스 회로의 설계)

  • Cho, Byung-Woog;Kim, Young-Jin;Kim, Chang-Soo;Choi, Pyung;Sohn, Byung-Ki
    • Journal of Sensor Science and Technology
    • /
    • v.7 no.1
    • /
    • pp.31-38
    • /
    • 1998
  • Multi-channel sensors can be used to increase the reliability and remove the random iloise in ion-sensitive field effect transistors(ISFETs). Multi-channel sensors is also an essential step toward potential fabrication of sensors for several ionic species in one device. However, when the multi-channel sensors are separately biased, the biasing problems become difficult, that is to say, the bias circuit is needed as many sensors. In this work, a circuit for biasing the four pH-ISFETs in null-balance method, where bias voltages are switched, was proposed. The proposed concept is need only one bias circuit for the four sensors. Therefore it has advantages of smaller size and lower power consumption than the case that all sensors are separately biased at a time. The proposed circuit was tested with discrete devices and its performance was investigated. In the recent trend, sensor systems are implemented as portable systems. So the verified measurement circuit was integrated by using the CMOS circuit. Fortunately, ISFET fabrication process can be compatible with CMOS process. Full circuit has a mask area of $660{\mu}m{\times}500{\mu}m$. In the future, this step will be used for developing the smart sensor system with ISFET.

  • PDF

Readout Circuit Design for Dual Band IR Detector (중.원 적외선 동시 검출기를 위한 readout 회로 설계)

  • 강상구;김병혁;이희철
    • Proceedings of the IEEK Conference
    • /
    • 2001.06b
    • /
    • pp.57-60
    • /
    • 2001
  • A readout circuit for Dual band IR detector was proposed and designed. Designed circuit provide to detector a stable diode bias and high injection efficiency using Buffered Direct Injection (BDI) input circuit. Then, amplifier in the unit cell is operated when cell is selected in order to minimize the power consumption. We could confirm through the simulation that designed circuit integrate and output simultaneously the signal generating from the dual band IR detector.

  • PDF

PWM(Pulse Width Modulation) Circuit Using OTA (OTA를 이용한 PWM(Pulse Width Modulation) 회로)

  • 송재훈;김희준;정원섭
    • Proceedings of the IEEK Conference
    • /
    • 2002.06e
    • /
    • pp.247-250
    • /
    • 2002
  • This paper proposes a PWM circuit using CMOS OTAs. The features of the proposed PWM circuit are IC oriented circuits, simple configuration, and bias current controlled output. In order to verily the validity of the proposed circuit, it is simulated by H-SPICE program. Futhermore, the proposed circuit is integrated on chip using 0.35 $\mu\textrm{m}$ CMOS technology.

  • PDF

A Study of Suppression Current for LDMOS under Variation of Temperature (온도변화에 따른 LDMOS의 전류변동 억제에 관한 연구)

  • Jeon, Joong-Sung
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.30 no.8
    • /
    • pp.901-906
    • /
    • 2006
  • In this paper, the power amplifier using active bias circuits for LDMOS(Lateral Diffused Metal Oxide Semiconductor) MRF-21180 is designed and fabricated. According to change the temperature, the gate voltage of LDMOS is controlled by the fabricated active bias circuits which is made of PNP transistor to suppress drain current. The driving amplifier using MRF-21125 and MRF-21060 is made to drive the LDMOS MRF-21180 power amplifier. The variation of current consumption in the fabricated 60 watt power amplifier has an excellent characteristics of less than 0.1 A, whereas a passive biasing circuit dissipates more than 0.5 A. The implemented power amplifier has the gain over 9 dB, the gain flatness of less than $\pm$0.1 dB and input and output return loss of less than -6 dB over the frequency range 2.11 $\sim$ 2.17 GHz. The DC operation point of this power amplifier at temperature variation 0 $^{\circ}C$ to 60 $^{\circ}C$ is fixed by active bias circuit.

Equivalent-Circuit Analysis of Organic Light-Emitting Diodes using Frequency-dependent Response of $ITO/Alq_3/Al$ Device ($ITO/Alq_3/Al$ 소자의 주파수 의존 응답을 이용한 유기 발광소자의 등가회 로 분석)

  • Ahn, Joon-Ho;Chung, Dong-Hoe;Hur, Sung-Woo;Lee, Joon-Ung;Song, Min-Jong;Lee, Won-Jae;Kim, Tae-Wan
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.04a
    • /
    • pp.5-8
    • /
    • 2004
  • We have investigated equivalent-circuit analysis of organic light-emitting diodes using frequency-dependent response of $ITO/Alq_3(60nm)/Al$ device at two different bias voltages. Complex impedance Z of the device was measured in the frequency range of 40Hz~1MHz. A Cole-Cole plot shows that there are two dielectric relaxations at the bias below turn-on voltage, and one relaxation at the bias above turn-on voltage. We are able to interpret the frequency-dependent response in terms of equivalent-circuit model of contact resistance $R_s$ in series with parallel combination of resistance $R_p$ and capacitance $C_p$. We have obtained contact resistance $R_s$ around $90{\Omega}$, mainly from the ITO anode.

  • PDF

Circuit Model for the Effect of Nonradiative Recombination in a High-Speed Distributed-Feedback Laser

  • Nie, Bowen;Chi, Zhijuan;Ding, Qing-an;Li, Xiang;Liu, Changqing;Wang, Xiaojuan;Zhang, Lijun;Song, Juan;Li, Chaofan
    • Current Optics and Photonics
    • /
    • v.4 no.5
    • /
    • pp.434-440
    • /
    • 2020
  • Based on single-mode rate equations, we present an improved equivalent-circuit model for distributed-feedback (DFB) lasers that accounts for the effects of parasitic parameters and nonradiative recombination. This equivalent-circuit model is composed of a parasitic circuit, an electrical circuit, an optical circuit, and a phase circuit, modeling the circuit equations transformed from the rate equations. The validity of the proposed circuit model is verified by comparing simulation results to measured results. The results show that the slope efficiency and threshold current of the model are 0.22 W/A and 13 mA respectively. It is also shown that increasing bias current results in the increase of the relaxation-oscillation frequency. Moreover, we show that the larger the bias current, the lower the frequency chirp, increasing the possibility of extending the transmission distance of an optical-fiber communication system. The results indicate that the proposed circuit model can accurately predict a DFB laser's static and dynamic characteristics.

A Study on the Characteristic for EL Driving Resonant Inverter (EL 구동용 공진형 인버터 특성에 관한 연구)

  • 윤석암
    • Proceedings of the KIPE Conference
    • /
    • 2000.07a
    • /
    • pp.380-383
    • /
    • 2000
  • This paper presents about EL(electro-luminescent) driver with inverter Inverter is constructed by using characteristic of FET and its output characteristics is analysed for the variation of gate bias frequency and load. The optimum operating condition of inverter is that the gate bias frequency of FET equal two resonant frequency of circuit.

  • PDF

Pixel-level Current Mirroring Injection with 2-step Bias-current Suppression for 2-D Microbolometer FPAs (이차원 마이크로볼로미터 FPA를 위한 이 단계 바이어스 전류 억제 방식을 갖는 픽셀 단위의 전류 미러 신호취득 회로)

  • Hwang, Chi Ho;Woo, Doo Hyung
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.11
    • /
    • pp.36-43
    • /
    • 2015
  • A pixel-level readout circuit is studied for 2-dimensional microbolometer focal plane arrays (FPAs). A current mirroring injection (CMI) input circuit with 2-step current-mode bias suppression is proposed for a pixel-level architecture with high responsivity and long integration time. The proposed circuit has been designed using a $0.35-{\mu}m$ 2-poly 4-metal CMOS process for a $320{\times}240$ microbolometer array with a pixel size of $50{\mu}m{\times}50{\mu}m$. The proposed 2-step bias-current suppression has sufficiently low calibration error with wide calibration range, and the calibration range and error can be easily optimized by controlling some design parameters. Due to high responsivity and a long integration time of more than 1 ms, the noise equivalent temperature difference (NETD) of the proposed circuit can be improved to 26 mK, which is much better than that of the conventional circuits, 67 mK.