• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.34 no.8C
• /
• pp.806-813
• /
• 2009

This paper presents a modem chip design for high-speed wireless communications. Among the high-speed communication technologies, we design the UWB (Ultra-Wideband) modem SoC (System-on-Chip) Chip based on a MB-OFDM scheme which uses wide frequency band and gives low frequency interference to other communication services. The baseband system of the modem SoC chip is designed according to the standard document published by WiMedia. The SoC chip consists of FFT/IFFT (Fast Fourier Transform/Inverse Fast Fourier Transform), transmitter, receiver, symbol synchronizer, frequency offset estimator, Viterbi decoder, and other receiving parts. The chip is designed using 90nm CMOS (Complementary Metal-Oxide-Semiconductor) procedure. The chip size is about 5mm x 5mm and was fab-out in July 20th, 2009.

• IEIE Transactions on Smart Processing and Computing
• /
• v.3 no.4
• /
• pp.212-220
• /
• 2014

The current cellular communications are optimized for low mobility users, meaning that their performance is degraded at high speed. Therefore, passengers in a high-speed train experience very poor radio link quality due to the significantly large number of simultaneous handovers. In addition, wireless data traffic is expanding exponentially in trains, subways and buses due to the widespread use of smartphones and mobile devices. To solve the inherent problem of cellular communication networks and meet the growing traffic demand, this paper proposes the mobile hotspot network of a millimeter-wave communication system as a mobile wireless backhaul. This paper describes the physical layer design of uplink and downlink in the proposed system, and the performances of uplink and downlink are evaluated under Rician fading channel conditions. The implemented baseband prototype of the proposed millimeter-wave communication modem is presented. This system can provide a Gbps data rate service in high-speed trains carrying hundreds of wireless Internet users.

• Journal of Korea Society of Digital Industry and Information Management
• /
• v.9 no.2
• /
• pp.81-87
• /
• 2013

In this paper, we present an implementation of Long Term Evolution (LTE) Uplink (UL) system on a Software Defined Radio (SDR) platform using a conventional Personal Computer (PC), which adopts Graphic Processing Units (GPU) and Universal Software Radio Peripheral2 (USRP2) with URSP Hardware Driver (UHD) for SDR software modem and Radio Frequency (RF) transceiver, respectively. We have adopted UHD because UHD provides flexibility in the design of transceiver chain. Also, Cognitive Radio (CR) engine have been implemented by using libraries from UHD. Meanwhile, we have implemented the software modem in our system on GPU which is suitable for parallel computing due to its powerful Arithmetic and Logic Units (ALUs). From our experiment tests, we have measured the total processing time for a single frame of both transmit and receive LTE UL data to find that it takes about 5.00ms and 6.78ms for transmit and receive, respectively. It particularly means that the implemented system is capable of real-time processing of all the baseband signal processing algorithms required for LTE UL system.

• Journal of Advanced Navigation Technology
• /
• v.16 no.1
• /
• pp.158-162
• /
• 2012

In this paper, we propose a wireless modem, which used OFDM/64QAM method and the ISM band with 2.4GHz radio frequency. In this paper proposed the case of a modem, the main program to process the baseband processor, processing speed, operating voltage, and reliability should be ensured. So we have designed with Ralink's RT2870, witch was used for Wi-Fi solution. The RT2870 provides full support for wireless LAN standard, and supports various modulation formats, 2.4GHz and 5GHz bands, both of which support chip. In this paper, we also output the modulated signal transmitted wirelessly to the 2.4GHz band RF RT2850 chip processing was applied and using 40MHz band 2.422 ~ 2.462GHz wireless bands were designed to occupy. By applying bi-directional transmission between wireless transmitter and receiver, it can be effectively connected with any kinds of wireless LAN with 2.4GHz ISM band. Therefore it could economically be used as peripheral equipments for POS system or personal wireless device based on Android platform.

• Journal of Korea Society of Digital Industry and Information Management
• /
• v.16 no.1
• /
• pp.93-98
• /
• 2020

Research on underwater sensor networks is increasing due to such reasons as marine resource management, maritime disaster prediction and military protection. Many underwater sensor networks performs wireless communication using an acoustic sound wave band signal having a relatively low frequency. So the digital part of their modem can take charge of carrier band signal processing. To enable this, the sampling rate of the baseband band signal should be increased to a sampling rate at which carrier band signal processing is possible. In this paper, we designed a sampling rate increasing circuit based on a CIC interpolator for underwater sensor nodes. The CIC interpolator has a simple circuit structure. However, since the CIC interpolator has a large attenuation of the pass band and a wide transition band, an inverse sinc LPF is added to compensate for frequency response of the CIC interpolator. The proposed interpolator was verified in time domain and frequency domain using ModelSim and Matlab.

• ETRI Journal
• /
• v.19 no.3
• /
• pp.116-140
• /
• 1997

The base station transceiver subsystem (BTS) of the CDMA Mobile System is interfaced to mobile stations over the air and to the wired network through a packet switched interconnection network. The potential benefits of CDMA technology are achieved when the transmitter and the receiver are properly designed and implemented. The physical layer of the interface at the base station is implemented with the CDMA ASICs and control circuits in channel card of the BTS. We present the design perspectives and structural illustration of the BTS. Base station modem ASICs and their control to implement the CDMA receiver, Baseband and RF signal processing blocks, and BTS controller are described. Elaborate power control is essential to ensure the high capacity which is one of advantages of the CDMA technology. The closed loop reverse link power control and the forward link power control operated in the BTS are described.

• Information and Communications Magazine
• /
• v.14 no.3
• /
• pp.75-86
• /
• 1997

This manuscript describes the high level system design for the DCP system. The DCP HS and BS transceivers are composed of five systems, including the RF/IF unit, the Analog Front End(AFE), the baseband modem, the voice codec and the micro-controller. In the following, the core transceiver architecture with the primary functions at these subsystem is described.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2008.10a
• /
• pp.673-676
• /
• 2008

In wireless communications such as Bluetooth, Baseband should be able to minimize the DC bias of the data which passed the modem interface of either transmitter or receiver for the reliability of the circuit and the integrity of the data. The transmitter scrambles the data to send randomly to the error correction block and the receiver recovers the randomly spread data as they have been. To design the whitening block, it is important to select the prime polynomial for the filtering. In this paper, we designed a optimal whitening block using the prime polynomial $g(D)=D^7+D^4+1$ for hardware and area efficiency. The proposed hardware whitening block was described and verified using Verilog HDL and later to be automatically synthesized. The synthesized whitening block operated at 40Mhz normal clock speed of the target baseband microcontroller.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.39C no.9
• /
• pp.861-869
• /
• 2014

This paper shows the research of a platform architecture relates to the LTE-based macro basestation; the proposed platform architecture is designed with the interface between the baseband signal and IF (Intermediate Frequency) per codeword. Using this method, we can smoothly transmit/receive a large amounts of data regardless of the number of antenna in a macro base station which is used technology such as massive MIMO. In this paper, We analyzed the evolution of LTE technology and the trend in the development of the LTE-based system. For validation of the proposed architecture, we compare the general architecture of a conventional with the proposed architecture. From the calculation results of transmission quantity data, we see that the proposed architecture can give better performance than the existing architecture. By presenting this architecture, we hope to provide a new foundation for Design and Implementation of a LTE base station platform which is used technology such as massive MIMO, carrier aggregation (CA), coordinated multi point (CoMP).

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.46 no.8
• /
• pp.117-124
• /
• 2009

This paper describes a 3 to 5 GHz frequency synthesizer for MB-OFDM (Multi-Band OFDM) UWB (Ultra- Wideband) application using 0.13 ${\mu}m$ CMOS process. The frequency synthesizer operates in the band group 1 whose center frequencies are 3432 MHz 3960 MHz, and 4488 MHz. To cover the overall frequencies of group 1, an efficient frequency planning minimizing a number of blocks and the power consumption are proposed. And, a high-frequency VCO and LO Mixer architecture are also presented in this paper. A new mixed coarse tuning scheme that utilizes the MIM capacitance, the varactor arrays, and the DAC is proposed to expand the VCO tuning range. The frequency synthesizer can also provide the clock for the ADC in baseband modem. So, the PLL for the ADC in the baseband modem can be removed with this frequency synthesizer. The single PLL and two SSB-mixers consume 60 mW from a 1.2 sV supply. The VCO tuning range is 1.2 GHz. The simulated phase noise of the VCO is -112 dBc/Hz at 1 MHz offset. The die area is 2 ${\times}$ 2mm$^2$.