• Journal of Korea Game Society
• /
• v.14 no.2
• /
• pp.55-66
• /
• 2014

Image warping is a technology to transform input images to be suitable for given conditions and has been recently utilized in changing face shape of characters in the field of movies or animation. Mesh warping which is one of warping methods that change shapes based on the features of face forms warping images by forming rectangular mesh groups around the eyes, nose, and mouth and matching them 1:1. This method has a problem in the resultant images are distorted in the segments of boundaries between meshes when there are errors in mesh control points or when meshes have been formed as many small area meshes. This study proposes a triangle based image interpolation technique to minimize the occurrence of errors in the process of forming natural warping images of face and process accurate results with a small amount of arithmetic operation and a short time. First, feature points that represent the face are found and these points are connected to form basic triangle meshes. The fact that the proposed method can reduce errors occurring in the process of warping while reducing the amount of arithmetic operation and time is shown through experiments.

• The Journal of Information Technology
• /
• v.8 no.3
• /
• pp.1-10
• /
• 2005

Cosine and Sine function is widely used for the arithmetic, translation, object drawing, Simulation and etc. of Computer Graphics in Natural Science and Engineering. In general, Cordic Algorithm is effective method since it has relatively small size and simple architecture on trigonometric function generation. However profitably it has those merits, the problem of operation speed is occurred. In graphic display system, the operation result of object drawing is quantized and has the condition that is satisfied with rms error less than 1. So in this paper, the proposed generator is composed of partition operation at each ${\pi}/4$ and basic Cosine, Sine function generator in the range of $0{\sim}{\pi}/4$ using the lower order of Tayler's series in an acceptable error range, that enlarge the range of $0{\sim}2{\pi}$ according to a definition of the trigonometric function for the purpose of having a high speed Cosine, Sine function generation. And, division operator using code partition for divisor three is proposed, the proposed function generator has high speed operation, but it has the problems in the other application parts with accurate results, is need to increase the speed of the multiplication.

• Journal of Korea Multimedia Society
• /
• v.17 no.8
• /
• pp.953-960
• /
• 2014

In Shamir's (t,n)-threshold based secret image sharing schemes, there exists a problem that the secret image can be reconstructed when an arbitrary attacker becomes aware of t secret image pieces, or t participants are malicious collusion. It is because that utilizes linear combination polynomial arithmetic operation. In order to overcome the problem, we propose a secret image sharing scheme using matrix decomposition and adversary structure. In the proposed scheme, there is no reconstruction of the secret image even when an arbitrary attacker become aware of t secret image pieces. Also, we utilize a simple matrix decomposition operation in order to improve the security of the secret image. In experiments, we show that performances of embedding capacity and image distortion ratio of the proposed scheme are superior to previous schemes.

• 제어로봇시스템학회:학술대회논문집
• /
• 1991.10a
• /
• pp.669-675
• /
• 1991

Based on process analysis as well as extensive operation experience, two fuzzy expert control algorithms, for startup and control, are proposed for a supercritical fluid extraction process which has high interacting multivariable structure. In the proposed algorithms, a new simple defuzzification method which only requires four fundamental arithmetic rules is also presented. Through numerical simulations, control performance using the proposed control algorithm is compared with that of a different fuzzy algorithm by an other researcher and that of conventional PID-type controllers which are tuned by well-known optimal criteria. Also, the proposed control algorithm has been tested to the bench scale supercritical fluid extraction process. As a consequence, the proposed fuzzy expert controller has shown fast and robust control performance while the other controllers show sluggish and/or highly oscillatory responses.

• The Journal of Information Technology
• /
• v.5 no.4
• /
• pp.145-154
• /
• 2002

The Extension of Base is a fundamental Method to expend the moduli in RNS(Residue Number System). RNS has the benefit of parallelism and no carry propagation at each moduli, but division , extension of base and etc. is the problem of RNS in case of the operation speed.Generally this method is applied to system using Mixed Radix Conversion. it appears to decrease the size of Arithmetic Unit, but increasing the time of operation. So in this paper, the Improved Extension of Base is proposed using Chinese Remainder Theorem. it has the comparative small size and Improved speed.

• Journal of Korea Society of Digital Industry and Information Management
• /
• v.13 no.2
• /
• pp.63-69
• /
• 2017

The extraction of attention NPC in a FPS game has emerged as a very significant issue. We propose an efficient FPS game operation method, using the attention NPC extraction with a simple arithmetic. First, we define the NPC, using the color histogram interaction and texture similarity in the block to determine the attention NPC. Next, we use the histogram of movement distribution and frequency of movement of the NPC. Becasue, except for the block boundary according to the texture and to extract only the boundaries of the object block. The edge strength is defined to have high values at the NPC object boundaries, while it is designed to have relatively low values at the NPC texture boundaries or in interior of a region. The region merging method also adopts the color histogram intersection technique in order to use color distribution in each region. Through the experiment, we confirmed that NPC has played a crucial role in the FPS game and as a result it draws more speed and strategic actions in the game.

• Proceedings of the Korea Multimedia Society Conference
• /
• 2003.05b
• /
• pp.14-18
• /
• 2003

This paper presents the pipeline architecture for the low and column address generator of 2D DCT/IDCT(Discrete Cosine Transform/Inverse Discrete Cosine Transform). For the real time process of image data, it is required that high speed operation and small size hardware In the proposed architecture, the area of hardware is reduced by using the DA(distributed arithmetic) method and applying the concepts of pipeline on the parallel architecture. As a results, the designed pipeline of the low and column address generator for 2D DCT/IDCT architecture is implemented with an efficiency and high speed compared as the non-pipeline architecture. And the operation speed is improved about 50％ up. The design for the proposed pipeline architecture of DCT/IDCT is coded using VHDL.

• Journal of the Korean Society for Precision Engineering
• /
• v.12 no.12
• /
• pp.149-156
• /
• 1995

This paper presents the surface profile of machined workpiece in face milling operation. The roughness model of feed direction is considered the cutting condition, the profile and run-out of inserts. For the dynamic model the cutting system can be modeled as avibratory system. The dynamic model of surface roughness is considered the relative displacements between tool and work- piece which can be obtained from the cutting system. These model can predict various surface roughnesses. i.e. maximum and arithmetic mean surface ruughnesses. Therefore, the developed model can be used for the monitoring of surface roughness.

• The Journal of the Acoustical Society of Korea
• /
• v.23 no.8
• /
• pp.554-561
• /
• 2004

As the technologies of semiconductor and multimedia communication have been improved. the high-quality video and the multi-channel audio have been highlighted. MPEG Audio Layer 3 decoder has been implemented as a Processor using a standard. Since the synthesis filter of MPEG-1 Audio Layer 3 decoder requires the most outstanding operation in the entire decoder. the synthesis filter that can reduce the amount of operation is needed for the design of the high-speed processor. Therefore, in this paper, the synthesis filter. the most important part of MPEG Audio, is materialized in FPGA using the method of DAULT (distributed arithemetic look-up table). For the design of high-speed synthesis filter, the DAULT method is used instead of a multiplier and a Pipeline structure is used. The Performance improvement by 30% is obtained by additionally making the result of multiplication of data with cosine function into the table. All hardware design of this Paper are described using VHDL (VHIC Hardware Description Language) Active-HDL 6.1 of ALDEC is used for VHDL simulation and Synplify Pro 7.2V is used for Model-sim and synthesis. The corresponding library is materialized by XC4013E and XC4020EX. XC4052XL of XILINX and XACT M1.4 is used for P&R tool. The materialized processor operates from 20MHz to 70MHz.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.42 no.9 s.339
• /
• pp.51-60
• /
• 2005

The design of efficient cryptosystems is mainly appointed by the efficiency of the underlying finite field arithmetic. Especially, among the basic arithmetic over finite field, the rnultiplicative inversion is the most time consuming operation. In this paper, a fast inversion algerian in finite field $GF(2^m)$ with the standard basis representation is proposed. It is based on the Extended binary gcd algorithm (EBGA). The proposed algorithm executes about $18.8\%\;or\;45.9\%$ less iterations than EBGA or Montgomery inverse algorithm (MIA), respectively. In practical applications where the dimension of the field is large or may vary, systolic array sDucture becomes area-complexity and time-complexity costly or even impractical in previous algorithms. It is not suitable for low-weight and low-power systems, i.e., smartcard, the mobile phone. In this paper, we propose a new hardware architecture to apply an area-efficient and a synchronized inverter on low-complexity systems. It requires the number of addition and reduction operation less than previous architectures for computing the inverses in $GF(2^m)$ furthermore, the proposed inversion is applied over either prime or binary extension fields, more specially $GF(2^m)$ and GF(P) .