• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.33A no.4
• /
• pp.112-120
• /
• 1996

With the MOsES (mask oxide sidewall etch scheme)process which uses the conventional i-line stepper and isotropic wet etching, CMOSFET's with fine gate pattern of 0.1.mu.m CMOSFET device, the screening oxide is deposited before the low energy ion implantation for source/drain extensions and two step sidewall scheme is adopted. Through the characterization of 0.1.mu.m CMOSFET device, it is found that the screening oxide deposition sheme has larger capability of suppressing the short channel effects than two step sidewall schem. In cse of 200.angs.-thick screening oxide deposition, both NMOSFET and PMOSFET maintain good subthreshold characteristics down to 0.1.mu.m effective channel lengths, and show affordable drain saturation current reduction and low impact ionization rates.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 1999.05a
• /
• pp.677-680
• /
• 1999

Rapid developing automation technology enhances the need of sensors. Among many materials, silicon has the advantages of electrical and mechanical property, Single-crystalline silicon has different piezoresistivity on 야fferent directions and a current leakage at elevated temperature, but poly-crystalline silicon has the possibility of controling resistivity using dopping ions, and operation at high temperature, which is grown on insulating layers. Each wafer has slightly different thicknesses that make difficult to obtain the precisely same thickness of a diaphragm. This paper deals with the fabrication process to make poly-crystalline silicon based pressure sensors which includes diaphragm thickness and wet-etching techniques for each layer. Diaphragms of the same thickness can be fabricated consisting of deposited layers by silicon bulk etching. HF etches silicon nitride, HNO$_3$+HF does poly -crystalline silicon at room temperature very fast. Whereas ethylenediamice based etchant is used to etch silicon at 11$0^{\circ}C$ slowly.

• Proceedings of the KIEE Conference
• /
• 1998.07g
• /
• pp.2550-2552
• /
• 1998

The stiction phenomena poses a design constraint in surface micromachining by reducing the releasable size of the microstructure. This problem occurs during the fabrication process of surface micromachined microstructures during the wet etch of sacrificial layers. For the prevention of the sticking problem, the microsctructure is released by sublimation after the substitution of the sacrificial layer etchant with a sublimation material heated above its melting temperature. In the sublimation drying method, the sublimation materials such as p-dichlorobenzene, t-butyl alcohol, and cyclohexane are used. In this paper, a method for designing a sublimation drying system is developed, and its performance is experimentally evaluated.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.50 no.5
• /
• pp.249-252
• /
• 2001

The paper represents the design and fabrication of an electrostatic micro actuator with $p^+$,/TEX> Si cantilevers. The micro actuator consists of a plate suspended by four $p^+$,/TEX> silicon cantilevers and an electrode on a glass substrate. The $p^+$,/TEX> Si structure is fabricated by the boron diffusion process and the anisotropic wet etch process. The cantilevers of the micro actuator curl down because of the residual stress gradient in $p^+$,/TEX> silicon. When the electrostatic forec is applied to the $p^+$,/TEX> cantilevers, the vertical displacement of the plate can be achieved. The deflection of the cantilever due to the residual stress gradient and the vertical displacement by electrostatic force were calculated. The displacement of the plate was measured with a laser displacement meter for various input voltages and frequencies. The feasibility of the proposed micro actuator for the applications to optical pickup devices or optical communication devices was confirmed by the experiments.

• Proceedings of the KIEE Conference
• /
• 2004.11a
• /
• pp.268-270
• /
• 2004

This paper reports a novel masking method with various mask materials for wet etching of glass. Various mask materials such as Cr/Au, Ti/Au, Polyimide and thick SU-8 photoresist were investigated for borosilicate glass (Borofloat33) etching in concentrated hydrofluoric acid (48% HF). Polyimide and thick SU-8 photoresist are not suitable as masking material due to its poor adhesion to glass surfaces. Titanium has good adhesion is suitable as the first layer to make multi-protective layers. The best protection was obtained with a combination of Ti/Au, polyimide and Ti/Au as masking material with etch depth of $350{\mu}m$ achieved.

• Proceedings of the KIEE Conference
• /
• 2007.07a
• /
• pp.1526-1527
• /
• 2007

This paper presents the design, fabrication and experimental results of an electromagnetic microvalve for drug delivery systems. The microvalve consists of two silicon substrates with a silicone rubber diaphragm and a flow channel, a PDMS layer, and an electromagnetic actuator. Each substrate is fabricated by using the silicon wet etch, SU-8 mold process and $O_2$ plasma bonding.

• Current Applied Physics
• /
• v.18 no.11
• /
• pp.1436-1440
• /
• 2018

SiN and SiCN film production using plasma-enhanced atomic layer deposition (PE-ALD) is investigated in this study. A developed high-power and high-density multiple inductively coupled plasma (multi-ICP) source is used for a low temperature PE-ALD process. High plasma density and good uniformity are obtained by high power $N_2$ plasma discharge. Silicon nitride films are deposited on a 300-mm wafer using the PE-ALD method at low temperature. To analyze the quality of the SiN and SiCN films, the wet etch rate, refractive index, and growth rate of the thin films are measured. Experiments are performed by changing the applied power and the process temperature ($300-500^{\circ}C$).

• Journal of the Microelectronics and Packaging Society
• /
• v.19 no.1
• /
• pp.39-45
• /
• 2012

Three-dimensional integrated circuit(3D IC) technology has become increasingly important due to the demand for high system performance and functionality. In this work, BOE and HF wet etching of Cu line surfaces after CMP were conducted for Cu-Cu pattern direct bonding. Step height of Cu and $SiO_2$ as well as Cu dishing after Cu CMP were analyzed by the 3D-Profiler. Step height increased and Cu dishing decreased with increasing BOE and HF wet etching times. XPS analysis of Cu surface revealed that Cu surface oxide layer was partially removed by BOE and HF wet etching treatment. BOE treatment showed not only the effective $SiO_2$ etching but also reduced dishing and Cu surface oxide rather than HF treatment, which can be used as an meaningful process data for reliable Cu-Cu pattern bonding characteristics.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.18 no.3
• /
• pp.101-104
• /
• 2008

GaN films were grown on the vertical and horizontal reactors by the hydride vapour phase epitaxy (HVPE). The structural and optical characteristics of the GaN films were investigated depending on the reactor-type. GaN epilayers were characterized by double crystal X-ray diffraction (DC-XRD), transmission electron microscopy (TEM) and photoluminescence (PL). Surface defects of two kinds of the GaN films were revealed by the wet chemical etching method, using $H_3PO_4$ acid at $200^{\circ}C$ for 8 minutes. Hexagonal etch pits were analyzed by optical microscopy and SEM. Etch pit densities were calculated to be approximately $1.4{\times}10^7$ and $1.2{\times}10^6\;cm^{-2}$ for GaN layers grown on horizontal and vertical reactors, respectively. Those results show GaN grown in the vertical reactor having a better quality of optical properties and crystallinity than that in the horizontal reactor.

• 한국신재생에너지학회:학술대회논문집
• /
• 2010.11a
• /
• pp.47.2-47.2
• /
• 2010

For reducing outer reflection in mono-crystalline silicon solar cell, wet texturing process has been adapted for long period of time. Nowadays mixed solution with potassium hydroxide and isopropyl alcohol is used in silicon surface texturing by most manufacturers. In the process of silicon texturing, etch rate is very critical for effective texturing. Several parameters influence the result of texturing. Most of all, temperature, process time and concentration of potassium hydroxide can be classified as important factors. In this paper, temperature, process time and concentration of potassium hydroxide were set as major parameters and 3-level test matrix was created by using robust design for the optimized condition. The process optimization in terms of lowest reflection and stable etch rate can be traced by using robust design method.