• 반도체디스플레이기술학회지
• /
• 제17권4호
• /
• pp.42-45
• /
• 2018

As The semiconductor decrease from 10 nanometer to 7 nanometer, It is suggested that "More than Moore" is needed to follow Moore's Law, which has been a guide for the semiconductor industry. Fan-Out Wafer Level Package(FOWLP) is considered as the key to "More than Moore" to lead the next generation in semiconductors, and the reasons are as follows. the fan-out WLP does not require a substrate, unlike conventional wire bonding and flip-chip bonding packages. As a result, the thickness of the package reduces, and the interconnection becomes shorter. It is easy to increase the number of I / Os and apply it to the multi-layered 3D package. However, FOWLP has many issues that need to be resolved in order for mass production to become feasible. One of the most critical problem is the warpage problem in a process. Due to the nature of the FOWLP structure, the RDL is wired to multiple layers. The warpage problem arises when a new RDL layer is created. It occurs because the solder ball reflow process is exposed to high temperatures for long periods of time, which may cause cracks inside the package. For this reason, we have studied warpage in the FOWLP structure using commercial simulation software through the implementation of the reflow process. Simulation was performed to reproduce the experiment of products of molding compound company. Young's modulus and poisson's ratio were found to be influenced by the order of influence of the factors affecting the distortion. We confirmed that the lower young's modulus and poisson's ratio, the lower warpage.

• 한국마이크로전자및패키징학회:학술대회논문집
• /
• 한국마이크로전자및패키징학회 2001년도 추계 기술심포지움
• /
• pp.129-133
• /
• 2001

In this paper, hermetic sealing was studied fur wafer level packaging of the MEMS devices. With the flip-chip bonding method, this B-stage epoxy sealing will be profit to MEMS device sealing and further more RF-MEMS device sealing. B-stage epoxy can be cured 2-step and hermetic sealing can be obtained. After defining $500{\mu}{\textrm}{m}$-width seal-lines on the glass cap substrate by screen printing, it was pre-baked at $90^{\circ}C$ for about 30 minutes. It was then aligned and bonded with device substrate followed by post-baked at $175^{\circ}C$ for about 30 minutes. By using this 2-step baking characteristic, the width and the height of the seal-line were maintained during the sealing process. The height of the seal-line was controlled within $\pm0.6${\mu}{\textrm}{m}$ and the strength was measured to about 20MPa by pull test. The leak rate of the epoxy was about $10^7$ cc/sec from the leak test.

• 한국정밀공학회지
• /
• 제33권7호
• /
• pp.579-586
• /
• 2016

This paper describes kinematic analysis of a 6-degrees-of-freedom (DOF) ultra-precision positioning stage based on a flexure hinge. The stage is designed for processes which require ultra-precision and high load capacities, e.g. wafer-level precision bonding/assembly. During the initial design process, inverse and forward kinematic analyses were performed to actuate the precision positioning stage and to calculate workspace. A two-step procedure was used for inverse kinematic analysis. The first step involved calculating the amount of actuation of the horizontal actuation units. The second step involved calculating the amount of actuation of the vertical actuation unit, given the the results of the first step, by including a lever hinge mechanism adopted for motion amplification. Forward kinematic analysis was performed by defining six distance relationships between hinge positions for in-plane and out-of-plane motion. Finally, the result of a circular path actuation test with respect to the x-y, y-z, and x-z planes is presented.

• 마이크로전자및패키징학회지
• /
• 제25권2호
• /
• pp.41-48
• /
• 2018

Fan-out wafer level packaging (FOWLP) 적용을 위한 최적의 Cu 재배선 계면접착에너지 측정방법을 도출하기 위해, 전기도금 Cu 박막과 WPR 절연층 계면의 정량적 계면접착에너지를 $90^{\circ}$ 필 테스트, 4점 굽힘 시험법, double cantilever beam (DCB) 측정법을 통해 비교 평가 하였다. 측정 결과, 세 가지 측정법 모두 배선 및 패키징 공정 후 박리가 일어나지 않는 산업체 통용 기준인 $5J/m^2$보다 높게 측정되었다. 또한, DCB, 4점 굽힘 시험법, $90^{\circ}$ 필 테스트 순으로 계면접착에너지가 증가하는 거동을 보였는데, 이는 계면파괴역학 이론에 의해 위상각 증가에 따라 이종재료 계면균열 선단의 전단응력성분 증가에 따른 소성변형에너지 및 계면 거칠기 증가 효과에 의한 것으로 설명이 가능하다. FOWLP 재배선에 대한 최적의 계면접착에너지 도출을 위해서는 시편제작 공정, 위상각 차이, 정량적 측정 정확도 및 결합력 크기 등을 고려하여 4점 굽힘 시험법 또는 DCB 측정법을 적절히 혼용 사용하는 것이 타당한 것으로 판단된다.

• 마이크로전자및패키징학회지
• /
• 제25권2호
• /
• pp.49-53
• /
• 2018

최근 유연 소자, 투명 소자, MEMS 소자와 같은 다양한 소자를 결합하는 시스템 집적화 기술이 많이 개발되고 있다. 이러한 다종 소자 시스템 제조 기술의 핵심 공정은 칩 또는 웨이퍼 레벨의 접합 공정, 기판 연삭 공정, 그리고 박막 기판 핸들링 기술이라 하겠다. 본 연구에서는 Si 기판 연삭 공정이 투명 박막 트랜지스터나 유연 전극 소재로 적용되는 산화주석 박막의 전기적 성질에 미치는 영향을 분석하였다. Si 기판의 두께가 얇아질수록 Si d-spacing은 감소하였고, Si 격자 내에 strain이 발생하였다. 또한, Si 기판의 두께가 얇아질수록 산화주석 박막 내 캐리어 농도가 감소하여 전기전도도가 감소하였다. 얇은 산화 주석 박막의 경우 전기전도도는 두꺼운 산화 주석 박막보다 낮았으며 Si 기판의 두께에 의해 크게 변하지 않았다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2012년도 제42회 동계 정기 학술대회 초록집
• /
• pp.431-432
• /
• 2012

In the era of 20 nm scaled semiconductor volume manufacturing, Microelectronics Manufacturing Engineering Education is presented in this paper. The purpose of microelectronic engineering education is to educate engineers to work in the semiconductor industry; it is therefore should be considered even before than technology development. Three Microelectronics Manufacturing Engineering related courses are introduced, and how undergraduate students acquired hands-on experience on Microelectronics fabrication and manufacturing. Conventionally employed wire bonding was recognized as not only an additional parasitic source in high-frequency mobile applications due to the increased inductance caused from the wiring loop, but also a huddle for minimizing IC packaging footprint. To alleviate the concerns, chip bumping technologies such as flip chip bumping and pillar bumping have been suggested as promising chip assembly methods to provide high-density interconnects and lower signal propagation delay [1,2]. Aluminum as metal interconnecting material over the decades in integrated circuits (ICs) manufacturing has been rapidly replaced with copper in majority IC products. A single copper metal layer with various test patterns of lines and vias and $400{\mu}m$ by $400{\mu}m$ interconnected pads are formed. Mask M1 allows metal interconnection patterns on 4" wafers with AZ1512 positive tone photoresist, and Cu/TiN/Ti layers are wet etched in two steps. We employed WPR, a thick patternable negative photoresist, manufactured by JSR Corp., which is specifically developed as dielectric material for multi- chip packaging (MCP) and package-on-package (PoP). Spin-coating at 1,000 rpm, i-line UV exposure, and 1 hour curing at $110^{\circ}C$ allows about $25{\mu}m$ thick passivation layer before performing wafer level soldering. Conventional Si3N4 passivation between Cu and WPR layer using plasma CVD can be an optional. To practice the board level flip chip assembly, individual students draw their own fan-outs of 40 rectangle pads using Eagle CAD, a free PCB artwork EDA. Individuals then transfer the test circuitry on a blank CCFL board followed by Cu etching and solder mask processes. Negative dry film resist (DFR), Accimage$^{(R)}$, manufactured by Kolon Industries, Inc., was used for solder resist for ball grid array (BGA). We demonstrated how Microelectronics Manufacturing Engineering education has been performed by presenting brief intermediate by-product from undergraduate and graduate students. Microelectronics Manufacturing Engineering, once again, is to educating engineers to actively work in the area of semiconductor manufacturing. Through one semester senior level hands-on laboratory course, participating students will have clearer understanding on microelectronics manufacturing and realized the importance of manufacturing yield in practice.