• Title/Summary/Keyword: Wafer Shape

Search Result 135, Processing Time 0.04 seconds

Fabrication of Ni Stamper based on Micro-Pyramid Structures for High Uniformity Light Guide Panel (LGP) (마이크로 피라미드 패턴 응용 도광판 제작을 위한 니켈 스탬퍼 제작에 관한 연구)

  • Kim, Seong-Kon;Yoo, Yeong-Eun;Seo, Young-Ho;Jae, Tae-Jin;Whang, Kyung-Hyun;Choi, Doo-Sun
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.23 no.9 s.186
    • /
    • pp.174-178
    • /
    • 2006
  • Pyramid shape of micro pattern is applied to the light guide panel (LGP) to enhance the uniformity of the brightness of the LCD. The micro pyramids are molded in intaglio on the surface of the LGP. The size of each pyramid is 5$\mu$m $\times$ 5$\mu$m on bottom and the height is about 3.5$\mu$m. The pyramids are distributed on the LGP surface randomly to be sparser where the light comes in and denser at the opposite side as a result of a simulation using lightools$^{TM}$ Based on this design, a silicon pattern master and a nickel stamper are fabricated by MEMS process and electro plating process. Intaglio micro pyramids are fabricated on the 6' of silicon wafer from the anisotropic etching using KOH and the process time, temperature of the KOH solution, etc are optimized to obtain precise shape of the pattern. A Wi stamper is fabricated from this pattern master by electro plating process and the embossed pyramid patterns turns out to be well defined on the stamper. Adopting this stamper to the mold base with two cavities, 1.8' and 3.6' LGPs are injection molded.

Measurement of Bow in Silicon Solar Cell Using 3D Image Scanner (3D 스캔을 이용한 실리콘 태양전지의 휨 현상 측정 연구)

  • Yoon, Phil Young;Baek, Tae Hyeon;Song, Hee Eun;Chung, Haseung;Shin, Seungwon
    • Transactions of the Korean Society of Mechanical Engineers B
    • /
    • v.37 no.9
    • /
    • pp.823-828
    • /
    • 2013
  • To reduce the cost per watt of photovoltaic power, it is important to reduce the cell thickness of crystalline silicon solar cells. As the thickness of the silicon layer is reduced, two distinctive thermal expansion rates between the silicon and the aluminum layer induce bowing in a solar cell. With a thinner silicon layer, the bowing distance grows exponentially. Excessive bowing could damage the silicon wafer. In this study, we tried to measure an irregularly curved silicon solar cell more accurately using a 3D image scanner. For the detailed analysis of the three-dimensional bowing shape, a least square fit was applied to the point data from the scanned image. It has been found that the bowing distance and shape distortion increase with a decrease in the thickness of the silicon layer. An Ag strip on top of the silicon layer can reduce the bowing distance.

Analysis of Residual Stresses at Manufacturing Precesses for Microaccelerometer Sensors (미소가속도계 센서의 제조공정에서 잔류응력 해석)

  • 김옥삼
    • Journal of Advanced Marine Engineering and Technology
    • /
    • v.25 no.3
    • /
    • pp.631-635
    • /
    • 2001
  • The major problems associated with the manufacturing processes of the microaccelerometer based on the tunneling current concept is the residual stress. This paper deals with finite element analysis of residual stress causing pop up phenomenon which are induced in micromachining processes for a microaccelerometers sensor using silicon on insulator(SOI) wafer. After heating the tunnel gap up to $100^{\circ}C$and get it through cooling process and the additional beam up to $80^{\circ}C$get it through the cooling process. We learn the residual stress of each shape and compare the results with each other, after heating the tunnel gap up to $400^{\circ}Cduring$ the Pt deposition process. The equivalent stresses produced during the heating process of focused ion beam(FIB) cut was also to be about $0.02~0.25Pa/^{\circ}C$and cooling process the gradient of residual stresses of about $8.4\{times}10^2Pa/{\mu}m$ still at cantilever beam and connected part of paddle. We want to seek after the real cause of this pop up phenomenon and diminish this by change manufacturing processes of microaccelerometer sensors.

  • PDF

Development of Linear Annealing Method for Silicon Direct Bonding and Application to SOI structure (실리콘 직접 접합을 위한 선형가열법의 개발 및 SOI 기판에의 적용)

  • 이진우;강춘식;송오성;양철웅
    • Journal of the Korean institute of surface engineering
    • /
    • v.33 no.2
    • /
    • pp.101-106
    • /
    • 2000
  • SOI (Silicon-On-Insulator) substrates were fabricated with varying annealing temperature of $25-660^{\circ}C$ by a linear annealing method, which was modified RTA process using a linear shape heat source. The annealing method was applied to Si ∥ $SiO_2$/Si pair pre-contacted at room temperature after wet cleaning process. The bonding strength of SOI substrates was measured by two methods of Razor-blade crack opening and direct tensile test. The fractured surfaces after direct tensile test were also investigated by the optical microscope as well as $\alpha$-STEP gauge. The interface bonding energy was 1140mJ/m$^2$ at the annealing temperature of $430^{\circ}C$. The fracture strength was about 21MPa at the temperature of $430^{\circ}C$. These mechanical properties were not reported with the conventional furnace annealing or rapid thermal annealing method at the temperature below $500^{\circ}C$. Our results imply that the bonded wafer pair could endure CMP (Chemo-Mechanical Polishing) or Lapping process without debonding, fracture or dopant redistribution.

  • PDF

A Study on a Foxtail Electrostatic Microactuator with a High Resolution (고해상도의 Foxtail형 정전력 마이크로구동기에 대한 연구)

  • Kim Man-Geun;Kim Young-Yun;Jo Kyoung-Woo;Lee Jong-Hyun
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2005.06a
    • /
    • pp.1198-1201
    • /
    • 2005
  • A new foxtail actuator driven by V-shape beam deflection using electrostatic force has been designed, fabricated and characterized for nano-resolution manipulators. The proposed foxtail mechanism was implemented using a pair of electrostatic actuators and a pair of holding actuators, which was analyzed based on the electromechanically coupled motion of voltage - displacement relation. The proposed actuator was fabricated onto Silicon-on-Insulator (SOI) wafer and its stepping characteristics were measured by micro optical interferometer consisting of integrated micromirror and optical fiber. The fabricated foxtail microactuator was successfully operated from 1nm to 76nm, and the magnitude of step displacement was controllable up from 26nm/cycles to 53nm/cycle by changing the voltage.

  • PDF

Enhanced effect of magnetic anisotropy on patterned Fe-Al-O thin films

  • N.D. Ha;Kim, Hyun-Bin;Park, Bum-Chan;Kim, C.G.;Kim, C.O.
    • Proceedings of the Materials Research Society of Korea Conference
    • /
    • 2003.03a
    • /
    • pp.239-239
    • /
    • 2003
  • As a result of the recent miniaturization and enhancement in the performance of thin film inductors and thin film transformers, there are increased demands for the thin films with a high magnetic permeability in the high frequency range, a high saturation magnetization, a high electrical resistivity, and a low coercive force. In order to improve high frequency properties, we will investigate anisotropy field by shape and size of pattern. The Fe-Al-O thin films of 16mm diameter and 1$\mu\textrm{m}$ thickness were deposited on Si wafer, using RE magnetron reactive sputtering technique with the mixture of argon and oxygen gases. The fabricating conditions are obtained in the working partial pressure of 2m Torr, O$_2$ partial Pressure of 5%, Input power of 400w, and Al pellets on an Fe disk with purity of 99.9%. For continuous thin film is the 4Ms of 19.4kG, H$\sub$c/ of 0.6Oe, H$\sub$k/ of 6.0Oe and effective permeability of 2500 up to 100MHz. In this work, we expect to enhanced effect of magnetic anisotropy on patterned of Fe-Al-O thin films.

  • PDF

A Study on Oxidizer Effects in Tungsten CMP (텅스텐 CMP에서 산화제 영향에 관한 연구)

  • Park, Boumyoung;Lee, Hyunseop;Park, Kiyhun;Jeong, Sukhoon;Seo, Heondeok;Jeong, Haedo;Kim, Hoyoun;Kim, Hyoungjae
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.18 no.9
    • /
    • pp.787-792
    • /
    • 2005
  • Chemical mechanical polishing(CMP) has become the process of choice for modem semiconductor devices to achieve both local and global planarization. CMP is a complex process which depends on numerous variables such as macro, micro and nano-geometry of pad, relative velocity between pad and wafer stiffness and dampening characteristics of pad, slurry, pH, chemical components of slurry, abrasive concentration, abrasive size, abrasive shape, etc. Especially, an oxidizer of chemical components is very important remove a target material in metal CMP process. This paper introduces the effect of oxidizer such as $H_2O_2,\;Fe(NO_3)_3\;and\;KIO_3$ in slurry for tungsten which is used in via or/and plug. Finally the duplex reacting mechanism of $oxidizer(H_2O_2)$ through adding the $catalyst(Fe(NO_3)_3)$ could acquire the sufficient removal rate in tungsten CMP.

Anisotropic etching characteristics of single crystal silicon by KOH and KOH-IPA solutions (KOH 용액 및 KOH-IPA 혼합용액에 의한 단결정 실리콘의 이방성식각 특성)

  • 조남인;천인호
    • Journal of the Korean Vacuum Society
    • /
    • v.11 no.4
    • /
    • pp.249-255
    • /
    • 2002
  • For a formation of membrane structures, single crystal silicon wafers have been anisotropically etched with solutions of KOH and KOH-IPA. The etching rate was observed to be strongly dependent upon the etchant temperature and concentration. Mask patterns for the etching experiment was aligned to incline $45^{\circ}$on the primary flat of the silicon wafer. The different etching characteristics were observed according to pattern directions and etchant concentration. When the KOH concentration was fixed to 20 wt%, the U-groove etching shape was observed for the etching temperature of above $80^{\circ}C$, and V-groove shapes observed at below $80^{\circ}C$. Hillocks, which were generated at the etched silicon surfaces, has been decreased as the increasing of the etchant temperature and concentration.

Electric Properties of MFIS Capacitors using Pt/LiNbO3/AlN/Si(100) Structure (Pt/LiNbO3/AlN/Si(100) 구조를 이용한 MFIS 커패시터의 전기적 특성)

  • Jung, Soon-Won;Kim, Kwang-Ho
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.17 no.12
    • /
    • pp.1283-1288
    • /
    • 2004
  • Metal-ferroelectric-insulator-semiconductor(WFIS) capacitors using rapid thermal annealed LiNbO$_3$/AlN/Si(100) structure were fabricated and demonstrated nonvolatile memory operations. The capacitors on highly doped Si wafer showed hysteresis behavior like a butterfly shape due to the ferroelectric nature of the LiNbO$_3$ films. The typical dielectric constant value of LiNbO$_3$ film in the MFIS device was about 27, The gate leakage current density of the MFIS capacitor was 10$^{-9}$ A/cm$^2$ order at the electric field of 500 kV/cm. The typical measured remnant polarization(2P$_{r}$) and coercive filed(Ec) values were about 1.2 $\mu$C/cm$^2$ and 120 kV/cm, respectively The ferroelectric capacitors showed no polarization degradation up to 10$^{11}$ switching cycles when subjected to symmetric bipolar voltage pulses of 1 MHz. The switching charges degraded only by 10 % of their initial values after 4 days at room temperature.e.

Structural and Dielectric Properties of $PbTiO_3$ Ferroelectric Thin Film Prepared by Sol-Gel Processing (Sol-Gel법으로 제조된 $PbTiO_3$ 강유전 박막의 구조적, 유전적 특성)

  • 김준한;백동수;박창엽
    • Journal of the Korean Ceramic Society
    • /
    • v.30 no.9
    • /
    • pp.695-700
    • /
    • 1993
  • In this study, we prepared Pb-Ti stock solution by sol-gel processing and deposited PbTiO3 thin film on a Pt coated SiO2/Si wafer by spin coating using the stock solution. We used lead acetate trihydrate and titanium isopropoxide. The stock solution was partially hydrolized and finally a 0.25M coating solution was prepared. We achieved spin coating at 4000rpm for 30 seconds and heated the thin film at 375$^{\circ}C$ for 5 minutes and at $600^{\circ}C$ for 5 minutes successively, first and second heating state. And the thin film was finally sintered at 90$0^{\circ}C$ for 1 hour in the air. The upper electrode of the thin film was made by gold sputtering and was cricle shape with radius 0.4mm. Measured dielectric constant, dissipation factor and phase transition temperature(Cuire Temp.) were about 275, 0.02 and 521$^{\circ}C$ respectively. To observe ferroelectric characteristics we calculated Pr(remnant polarization) and Ec(coercive field) byhysteresis curve. Ec was 72kV/cm and Pr was 11.46$\mu$C/$\textrm{cm}^2$.

  • PDF