• Proceedings of the Safety Management and Science Conference
• /
• 2011.11a
• /
• pp.219-224
• /
• 2011

The research reviews the logical approach based on the creative thoughts. The two logical approaches, including deductive convergent and inductive divergent are discussed with why-why techniques and how-how techniques. While the deductive thinking is vertical logic for interconnected hierarchical and deep domains, the inducive thinking is horizontal logic for mutually exclusive and collectively exhausted frameworks. The creative thinking comes from the reversing the logic and lessening the premise of convergent and divergent approaches.

• 한국정보통신설비학회:학술대회논문집
• /
• 2006.08a
• /
• pp.19-23
• /
• 2006

Latching optical switches and optical logic gates AND and OR are demonstrated, for the first time, by the monolithic integration of a vertical cavity lasers with depleted optical thyristor structure, which have not only a low threshold current with 0.65 mA. but also a high on/off contrast ratio more than 50 dB. By simple operating technique with changing a reference switching voltage, this single device operates as two logic functions, optical logic AND and OR. The thyristor laser fabricated using the oxidation process achieved a high optical output power efficiency and a high sensitivity to the optical input light.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.7 s.361
• /
• pp.24-30
• /
• 2007

Latching optical switches and optical logic gates with AND or OR, and the INVERT functionality are demonstrated, for the first time, by the monolithic integration of a differential typed vertical cavity laser with depleted optical thyristor (VCL-DOT) structure with a low threshold current of 0.65 mA, a high slope efficiency of 0.38 mW/mA, and high sensitivity to input optical light. Many kinds of logic functions (AND, OR, NAND, NOR, and INVERT) are experimentally demonstrated using a differential switching operation scheme changing the intensity of a reference input beam without any changes of electrical circuits.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.44 no.10
• /
• pp.33-37
• /
• 2007

This paper presents the implementation technique to reduce circuit area occupation in designing Low Noise Amplifier (LNA) using vertical shunt symmetric inductor. We applied a vertical shunt symmetric inductor to match the input and output in 3 GHz CMOS LNA to reduce the circuit area. This size efficient amplifier has been designed in a $0.18\;{\mu}m$ digital logic CMOS process. In this paper, the case of conventional asymmetric inductor, and vertical shunt symmetrical inductor with a relatively higher number of turns have been compared in order to efficient a size efficient CMOS LNA design method while still retaining the circuit operation characteristics.

• Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.19 no.6
• /
• pp.9-15
• /
• 2005

In this research the discharge characteristics of logic gate of the discharge logic gate plasma display panel with the NOT-AND logic function newly designed was analyzed. As for this discharge logic gate a logical output is induced by controlling the voltage between the electrodes using the discharge path. From the experimental result the discharge characteristics of logic gate is influenced by the interrelation of the voltages appling two vertical electrodes. To in the application possibility to large screen PDP, the discharge characteristics by the line resistance of the electrode was evaluated In result it has been inferred that the influence which the drop of voltage by the line resistance of two vertical electrodes exerts on the discharge of the logic gate is minute. Through the experiment, the optimized values of the pulse voltages and the current limitation resistances of each electrode which composed the discharge logic gate were obtained and maximum operation margin of 49[V] was obtained.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.58 no.8
• /
• pp.1580-1584
• /
• 2009

We have theoretically analyzed the monolithic integration of vertical cavity lasers with depleted optical thyristor (VCL-DOT) structure and experimentally demonstrated optical logic gates such as AND-gate, OR-gate, and INVERTER implemented by VCL-DOT for an optical programmable gate array. The optical AND and OR gates have been realized by changing a input bias of the single VCL-DOTs and all kinds of optical logic functions are also implemented by adjusting an intensity of the reference input beams into the differential VCL-DOTs. To achieve the high sensitivity, high slope efficiency and low threshold current, a small active region of lasing part and a wide detecting area are simultaneously designed by using a selective oxidation process. The fabricated devices clearly show nonlinear s-shaped current-voltage characteristics and lasing characteristics of a low threshold current with 0.65 mA and output spectrum at 854 nm.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 1999.05a
• /
• pp.415-419
• /
• 1999

Many bipolar logic circuit of conventional occurred problem of speed delay according to deep saturation state of vertical NPN Transistor. In order to remove minority carries of the base region at changing signal in conventional bipolar logic circuit, we made transistor which is composed of NPN transistor shortened buried layer under the Base region, PNP transistor which is merged in base, epi layer and substrate. Also the Ring-Oscillator for measuring transmission time-delay per gate was designed as well. The structure of Gate consists of the vertical NPN Transistor, substrate and Merged PNP Transistor. In the result, we fount that tarriers which are coming into intrinsic Base from Emitter and the portion of edge are relatively a lot, so those make Base currents a lot and Gain is low with a few of collector currents because of cutting the buried layer of collector of conventional junction area. Merged PNP Transistor's currents are low because Base width is wide and the difference of Emitter's density and Base's density is small. we get amplitude of logic voltage of 200mv, the minimum of transmission delay-time of 211nS, and the minimum of transmission delay-time per gate of 7.26nS in AC characteristic output of Ring-Oscillator connected Gate.

• International Journal of High-Rise Buildings
• /
• v.4 no.2
• /
• pp.143-152
• /
• 2015

The increasing integration of public space and consumerism in Hong Kong has yielded new urban forms. The emergent vertical malls in Hong Kong and other East Asian metropolises have overturned the existing vertical order of the city. This vertical order is determined by the level of accessibility, but is being challenged by widely adopted vertical circulation technology. Inspired by Fredric Jameson's and Rem Koolhaas' reflections on the cultural significance of vertical transportation, this article examines the conflict between market logic and urban design requirements in the vertical interior spaces. "Departmentalization," as the current programming formula for vertical malls, can be further optimized by critically applying urban design doctrines such as Kevin Lynch's five elements of city image. It concludes with a statement that the knowledge base of vertical urbanism should be open to a set of new terminology informed by a new technological environment.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.12 s.354
• /
• pp.40-46
• /
• 2006

Latching optical switches and optical logic gates AND and OR are demonstrated, for the first time, by the monolithic integration of a vertical cavity lasers with depleted optical thyristor structure, which have not only a low threshold current with 0.65mA, but also a high on/off contrast ratio more than 50dB. By simple operating technique with changing a reference switching voltage, this single device operates as two logic functions, optical logic AND and OR. The thyristor laser fabricated using the oxidation process achieved a high optical output power efficiency and a high sensitivity to the optical input light.

• International Journal of Automotive Technology
• /
• v.4 no.4
• /
• pp.181-191
• /
• 2003

Since the nonlinearity and uncertainties which inherently exist in vehicle system need to be considered in active suspension control law design, this paper proposes a new control strategy for active vehicle suspension systems by using a combined control scheme, i.e., respectively using a genetic algorithm (GA) based self-tuning PID controller and a fuzzy logic controller in two loops. In the control scheme, the PID controller is used to minimize vehicle body vertical acceleration, the fuzzy logic controller is to minimize pitch acceleration and meanwhile to attenuate vehicle body vertical acceleration further by tuning weighting factors. In order to improve the adaptability to the changes of plant parameters, based on the defined objectives, a genetic algorithm is introduced to tune the parameters of PID controller, the scaling factors, the gain values and the membership functions of fuzzy logic controller on-line. Taking a four degree-of-freedom nonlinear vehicle model as example, the proposed control scheme is applied and the simulations are carried out in different road disturbance input conditions. Simulation results show that the present control scheme is very effective in reducing peak values of vehicle body accelerations, especially within the most sensitive frequency range of human response, and in attenuating the excessive dynamic tire load to enhance road holding performance. The stability and adaptability are also showed even when the system is subject to severe road conditions, such as a pothole, an obstacle or a step input. Compared with conventional passive suspensions and the active vehicle suspension systems by using, e.g., linear fuzzy logic control, the combined PID and fuzzy control without parameters self-tuning, the new proposed control system with GA-based self-learning ability can improve vehicle ride comfort performance significantly and offer better system robustness.