• Proceedings of the KIEE Conference
• /
• 1988.07a
• /
• pp.315-318
• /
• 1988

THE STUDY ABOUT CHARACTERISTICS OF PHOTO RESIST ITSELF (MINIMUM RESOLUTION, DEPTH OF FOCUS MARGIN AND CRITICAL DIMENSION CONTROL LATITUDE) WAS DONE AND REPORTED. THREE TYPES OF PHOTO RESISTS WERE TESTED. THE FIRST IS THE LOW MOLECULAR WEIGHT PHOTO-RESIST SHOWING THE NARROW DISTRIBUTION OF MOLECULAR WEIGHT (LOW MOLECULAR WEIGHT CONTROL TYPE), THE SECOND IS A PHOTO-RESIST CONTAINING THE INNER CONTRAST ENCHANCEMENT MATERIAL (INNER CEM TYPE) AND THE THIRD IS A NORMAL PHOTO-RESIST (HIGH MOLECULAR WEIGHT TYPE). THE INNER CEM TYPE AND THE LOW MOLECULAR WEIGHT CONTROL TYPE PHOTO-RESIST ARE MORE IMPROVED PHOTO-RESISTS. IT PROVED THAT THE MINIMUM RESOLUTION WAS IMPROVED BY 0.2 - 0.3 um, THE DEPTH OF FOCUS MARGIN WAS IMPROVED BY 0.8 - 1.2 um AND THE C.D. CONTROL LATITUIDE WAS IMPROVED.

• Proceedings of the IEEK Conference
• /
• summer
• /
• pp.82-85
• /
• 2004

This paper proposes an advanced circuit for the capacitive type fingerprint sensor signal processing and an effective isolation structure for minimizing an electrostatic discharge(ESD) influence and for removing a signal coupling noise of each sensor pixel. The proposed detection circuit increases the voltage difference between a ridge and valley about $80\%$ more than old circuit. The test chip is composed of $160\;\times\;192$ array sensing cells $(9,913\times11,666\;um^2).$ The sensor plate area is $58\;\times\;58\;um^2$ and the pitch is 60um. The image resolution is 423 dpi. The chip was fabricated on a 0.35um standard CMOS process. It successfully captured a high-quality fingerprint image and performed the registration and identification processing. The sensing and authentication time is 1 sec(.) with the average power consumption of 10 mW at 3.0V. The reveal ESD tolerance is obtained at the value of 4.5 kV.

• Proceedings of the IEEK Conference
• /
• 2007.07a
• /
• pp.437-438
• /
• 2007

In this paper a embedded decoupling capacitor design with gap structure will be discussed. A novel structure is modeling and analization by High Frequency Structure Simulator (HFSS). Proposed capacitor have $2m{\times}2m$ in rectangular shape. The film thickness of copper/dielectric film/substrate is respectively 35um/20um/35um. A dielectric layer of BaTiO3/epoxy has the relative permittivity of 25. Compare of the planar decoupling capacitor, capacitance densities of this structure in the range of $55{\mu}F$/mm2 have been obtained with 50um gap while capacitance densities of planar structure $55{\mu}F$/mm2 in the same size. The frequency dependent behavior of capacitors is numerically extracted over a wide frequency bandwidth 500MHz-7GHz. The decoupling capacitor can work at high frequency band increasing the gap size.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.14 no.3
• /
• pp.189-196
• /
• 1989

In this paper, BICMOS gate array technology that has CMOS devices for logic applications and bipolar devices for driver applications is presented. An optimized poly gate p-well CMOS process is chosen to fabricate the BICMOS gate array system and the basic concepts to design these devices are to improve the characteristics of bipolar & CMOS device with simple process technology. As the results hFE value is 120(Ic=1mA) for transistor, and there is no short channel effects for CMOS devices which have Leff to 1.25um and 1.35um for n-channel, respectively, 0.8nx gate delay time of 41 stage ring oscillators is obtained.

• 한국정보통신설비학회:학술대회논문집
• /
• 2008.08a
• /
• pp.414-417
• /
• 2008

This paper presents the design and analysis of 2.45GHz Low-IF Mixer using CMOS 0.18um. The Mixer is implemented by using the Gilbert-type configuration, current bleeding technique, and the resonating technique for the tail capacitance. And the design of this Double Balance Mixer is based on its lineaity since it is important in the interference cancellation system. The low flicker noise mixer is implemented by incorporating a double balanced Gilber-type configuration, the RF leakage-less current bleeding technique, and Cp resonating technique. The proposed mixer has a simulated conversion gain of 16dB a simulated IIP3 of -3.3dBm and P1dB is -19dBm. A simulated noise figure of 6.9dB at l0MHz and a flicker corner frequency of 510kHz while consuming only 10.65mW od DC power. The layout of Mixer for one-chip design in a 0.18-um TSMC process has 0.474mm$\times$0.39 mm size.

• The Journal of the Society of Korean Medicine Diagnostics
• /
• v.9 no.2
• /
• pp.83-93
• /
• 2005

It is well known that Treatise on Exogenous Febrile Disease is one of the oldest and most authoritative books in Oriental Medicine, suggesting the concept of Exogenous Febrile and Six channels as a theoretical basis of clinical experience and prescription. But, since Thang Thongjing had written the book, the numberous medical practitioners and theorists asserted their various and different views on the concept of Exogenous Febrile and its Six channels. 3UM-3YANG of Treatise on Exogenous Febrile Disease is basically the thing of specialization UM-YANG, eventually UM-YANG are two functional characteristics in human body. It is specialized to 3UM-3YANG by spatial and time criteria Therefore, it is important to apprehend the concept correctly that was written on Treatise on Exogenous Febrile Disease. I'd like to look into a bodily state by answering the question that is easy to access and based on Six Channels.

• Journal of Power Electronics
• /
• v.15 no.2
• /
• pp.356-365
• /
• 2015

This paper presents a new single phase front-end ac-dc bridgeless power factor correction (PFC) rectifier topology. The proposed converter achieves a high efficiency over a wide range of input and output voltages, a high power factor, low line current harmonics and both step up and step down voltage conversions. This topology is based on a non-inverting buck-boost (Zeta) converter. In this approach, the input diode bridge is removed and a maximum of one diode conducts in a complete switching period. This reduces the conduction losses and the thermal stresses on the switches when compare to existing PFC topologies. Inherent power factor correction is achieved by operating the converter in the discontinuous conduction mode (DCM) which leads to a simplified control circuit. The characteristics of the proposed design, principles of operation, steady state operation analysis, and control structure are described in this paper. An experimental prototype has been built to demonstrate the feasibility of the new converter. Simulation and experimental results are provided to verify the improved power quality at the AC mains and the lower conduction losses of the converter.

• Journal of the Semiconductor & Display Technology
• /
• v.8 no.2
• /
• pp.59-62
• /
• 2009

In order to check the validation of LC simulation, 0.7 inch LCOS panel in full-HD resolution was fabricated and used for the electro-optical measurement. Compared the measured data with the calculated data, the averaged difference was 1.72% under 0 ~ +6 V bias on pixel electrode. To improve the optical characteristics of full-HD LCOS panel, the planar structure and trench structures (0.1 um, 0.2 um and 0.3 um-in-depth) between adjacent pixels were investigated with LC simulation. The planar structure showed the higher reflectance and faster reflectance-voltage response time than the trench structure. The optical fill factor and contrast ratio of planar structure were also higher than those of trench structures. As compared 1 um-in-depth trench structure resembled to the real structure with the planar structure, the optical fill factor was improved by 1.15% and the contrast ratio was improved by 5.26%. In order to minimize the loss of luminance and contrast ratio, the planar structure need to be applied between adjacent pixels.

• Asia Pacific Journal of Corpus Research
• /
• v.2 no.1
• /
• pp.13-22
• /
• 2021

The present study employed an analytical framework that is characterised by a synthesis of quantitative and qualitative analyses with a specially designed computer software SpeechActConc to examine speech acts in business communication. The naturally occurring data from the audio recordings and the prosodic transcriptions of the business sub-corpora of the HKCSE (prosodic) are manually annotated with a speech act taxonomy for finding out the frequency of fillers, the co-occurring patterns of fillers with other speech acts, and the linguistic realisations of fillers. The discoursal function of fillers to sustain the discourse or to hold the floor has diverse linguistic realisations, ranging from a sound (e.g. 'uhuh') and a word (e.g. 'well') to sounds (e.g. 'um er') and words, namely phrase ('sort of') and clause (e.g. 'you know'). Some are even combinations of sound(s) and word(s) (e.g. 'and um', 'yes er um', 'sort of erm'). Among the top five frequent linguistic realisations of fillers, 'er' and 'um' are the most common ones found in all the six genres with relatively higher percentages of occurrence. The remaining more frequent realisations consist of clause ('you know'), word ('yeah') and sound ('erm'). These common forms are syntactically simpler than the less frequent realisations found in the genres. The co-occurring patterns of fillers and other speech acts are diverse. The more common co-occurring speech acts with fillers include informing and answering. The findings show that fillers are not only frequently used by speakers in spontaneous conversation but also mostly represented in sounds or non-linguistic realisations.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.16 no.7
• /
• pp.4849-4854
• /
• 2015

It has been often occurred for the outside components(BU, SVaC, DB) of UM71c AF track circuits to be broken down caused by some pieces of falling ice in the winter time or by infrastructure repairing equipments while facility maintenance works since 2004, opening of Kyeongbu High Speed Rail Express. In this paper, we proposed that we could move the outside components of UM71c track circuit out of wayside from present place. Then we can assure that the life time of those components would be extended. So we simulated the electrical characteristics by changing cable length using MATLAB Simulinks and we designed the compensation capacitor. Also, we obtained the same results as those of simulation by field demonstration test on site. The design specifications obtained from this field verification test could be applied in the absent section of track circuit, if only have a little more intensified research to compensate changed electrical characteristics and to redesign inner impedance of the track circuit.