• Title/Summary/Keyword: Tuning range

Search Result 445, Processing Time 0.027 seconds

Push-Push Voltage Controlled Dielectric Resonator Oscillator Using a Broadside Coupler

  • Ryu, Keun-Kwan;Kim, Sung-Chan
    • Journal of information and communication convergence engineering
    • /
    • v.13 no.2
    • /
    • pp.139-143
    • /
    • 2015
  • A push-push voltage controlled dielectric resonator oscillator (VCDRO) with a modified frequency tuning structure using broadside couplers is investigated. The push-push VCDRO designed at 16 GHz is manufactured using a low temperature co-fired ceramic (LTCC) technology to reduce the circuit size. The frequency tuning structure using a broadside coupler is embedded in a layer of the A6 substrate by using the LTCC process. Experimental results show that the fundamental and third harmonics are suppressed above 15 dBc and 30 dBc, respectively, and the phase noise of push-push VCDRO is -97.5 dBc/Hz at an offset frequency of 100 kHz from the carrier. The proposed frequency tuning structure has a tuning range of 4.46 MHz over a control voltage of 1-11 V. This push-push VCDRO has a miniature size of 15 mm×15 mm. The proposed design and fabrication techniques for a push-push oscillator seem to be applicable in many space and commercial VCDRO products.

Electroabsorption modulator-integrated distributed Bragg reflector laser diode for C-band WDM-based networks

  • Oh-Kee Kwon;Chul-Wook Lee;Ki-Soo Kim
    • ETRI Journal
    • /
    • v.45 no.1
    • /
    • pp.163-170
    • /
    • 2023
  • We report an electroabsorption modulator (EAM)-integrated distributed Bragg reflector laser diode (DBR-LD) capable of supporting a high data rate and a wide wavelength tuning. The DBR-LD contains two tuning elements, plasma and heater tunings, both of which are implemented in the DBR section, which have blue-shift and red-shift in the Bragg wavelength through a current injection, respectively. The light created from the DBR-LD is intensity-modulated through the EAM voltage, which is integrated monolithically with the DBRLD using a butt-joint coupling method. The fabricated chip shows a threshold current of approximately 8 mA, tuning range of greater than 30 nm, and static extinction ratio of higher than 20 dB while maintaining a side mode suppression ratio of greater than 40 dB under a window of 1550 nm. To evaluate its modulation properties, the chip was bonded onto a mount including a radiofrequency line and a load resistor showing clear eye openings at data rates of 25 Gb/s nonreturn-to-zero and 50 Gb/s pulse amplitude modulation 4-level, respectively.

Temperature Control of Injection Molding Machine using PI Controller with Input Restriction (PI 제어기의 입력제한을 이용한 사출 성형기 온도제어)

  • Jang, Yu-Jin
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.56 no.3
    • /
    • pp.604-610
    • /
    • 2007
  • Injection molding is the most common method of shaping plastic resins for manufacturing a variety of parts. This injection molding is accomplished by injection molding machines (IMM) which consists of a hewer, a reciprocating screw, barrel assembly, and an injection nozzle. The plastic resin is fed to the machine through the hopper and it should be heated to the target melting temperature, which depends on material properties, as closely as possible with very small temperature overshoot in the barrel. Since the barrel, which has temperature dependent specific heat and thermal conductivity in the operating temperature range, is heated by the several electric heater bands, it is not an easy task to control the temperature of the barrel owing to the interference of neighboring heaters and its material properties. Though PID controller with auto-tuning capability is widely adopted in the nm, the auto-tuning process should be carried out whenever the operating temperature is changed significantly. Recently, though the predictive controller is developed and shows good performance, it has drawbacks: 1. Since the heat transfer modeling process is very complicated and should be carried out again when the barrel is changed, it is somewhat inappropriate in the field. 2. The controller performance is not validated in whole operating temperature range. In this paper, cascade type simple PI controller with input restriction is proposed to find the possibility of controlling the barrel temperature in the whole operating temperature range. It is shown by experiment that the proposed controller shows good performance. This result can be applied to design of PI controller with auto-tuning capability.

Design of Regulated Low Phase Noise Colpitts VCO for UHF Band Mobile RFID System (UHF 대역 모바일 RFID 시스템에 적합한 저잡음 콜피츠 VCO 설계)

  • Roh, Hyoung-Hwan;Park, Kyong-Tae;Park, Jun-Seok;Cho, Hong-Gu;Kim, Hyoung-Jun;Kim, Yong-Woon
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.18 no.8
    • /
    • pp.964-969
    • /
    • 2007
  • A regulated low phase noise differential colpitts VCO(Voltage Controlled Oscillator) for mobile RFID system is presented. The differential colpitts VCO meets the dense reader environment specifications. The VCO use a $0.35{\mu}m$ technology and achieves tuning range $1.55{sim}2.053 GHz$. Measuring 910 MHz frequency divider output, phase noise performance is -106 dBcMz and -135dBc/Hz at 40 kHz and 1MHz offset, respectively. 5-bit digital coarse-tuning and accumulation type MOS varactors allow for 28.2% tuning range, which is required to cover the LO frequency range of a UHF Mobile RFID system, Optimum design techniques ensure low VCO gain(<45 MHz/V) for good interoperability with the frequency synthesizer. To the author' knowledge, this differential colpitts VCO achieves a figure of merit(FOM) of 1.93dB at 2-GHz band.

A Design of 1.42 - 3.97GHz Digitally Controlled LC Oscillator (1.42 - 3.97GHz 디지털 제어 방식 LC 발진기의 설계)

  • Lee, Jong-Suk;Moon, Yong
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.7
    • /
    • pp.23-29
    • /
    • 2012
  • The LC-based digitally controlled oscillator (LC-DCO), a key component of the all digital phase locked loop (ADPLL), is designed using $0.18{\mu}m$ RFCMOS process with 1.8 V supply. The NMOS core with double cross-coupled pair is chosen to realize wide tuning range, and the PMOS varactor pair that has small capacitance of a few aF and the capacitive degeneration technique to shrink the capacitive element are adopted to obtain the high frequency resolution. Also, the noise filtering technique is used to improve phase noise performance. Measurement results show the center frequency of 2.7 GHz, the tuning range of 2.5 GHz and the high frequency resolution of 2.9 kHz ~7.1 kHz. Also the fine tuning range and the current consumption of the core could be controlled by using the array of PMOS transistors using current biasing. The current consumption is between 17 mA and 26 mA at 1.8V supply voltage. The proposed DCO could be used widely in various communication system.

Design Issues of CMOS VCO for RF Transceivers

  • Ryu, Seong-Han
    • Journal of electromagnetic engineering and science
    • /
    • v.9 no.1
    • /
    • pp.25-31
    • /
    • 2009
  • This paper describes CMOS VCO circuit design procedures and techniques for multi-band/multi-standard RF transceivers. The proposed techniques enable a 4 GHz CMOS VCO to satisfy all requirements for Quad-band GSMIEDGE and WCDMA standards by achieving a good trade-off among important specifications, phase noise, power consumption, modulation performance, and chip area efficiency. To meet the very stringent GSM T/Rx phase noise and wide frequency range specifications, the VCO utilizes bond-wire inductors with high-quality factor, an 8-bit coarse tune capbank for low VCO gain(30$\sim$50 MHz/V) and an on-chip $2^{nd}$ harmonic noise filter. The proposed VCO is implemented in $0.13{\mu}m$ CMOS technology. The measured tuning range is about 34 %(3.17 to 4.49 GHz). The VCO exhibits a phase noise of -123 dBc/Hz at 400 kHz offset and -145 dBc/Hz at 3 MHz offset from a 900 MHz carrier after LO chain. The calculated figure of merit(FOM) is -183.5 dBc/Hz at 3 MHz offset. This fully integrated VCO occupies $0.45{\times}0.9\;mm^2$.

A Study on Effects of Tuning Intake and Exhaust Systems upon Engine Performance in a Driving Gasoline Car (운행 가솔린자동차 엔진성능에 미치는 튜닝 흡기 및 배기 시스템의 효과에 관한 연구)

  • Bae, Myung-whan;Ku, Young Jin;Park, Hui-seong
    • Transactions of the Korean Society of Mechanical Engineers B
    • /
    • v.41 no.11
    • /
    • pp.775-784
    • /
    • 2017
  • The purpose of this study was to analyse the basic data of the engine tuning inspection by confirming the working possibility of effective engine tuning and identifying the characteristics of tuned engine that are no problem with the safety operation and environment in a driving gasoline car. The effects of tuned engine on the characteristics of air/fuel ratio and performance at a wide range of engine speeds were experimentally investigated by the actual driving car with a four-cycle, four-cylinder DOHC, turbo-intercooler, water-cooled gasoline engine operating under four types of non-tuning, and tuning 2-1, 2-2 and 2-3. The tuned parts of engine in a driving gasoline car include the intake manifold, intake pipe, air filter, exhaust manifold, exhaust pipe and silencer. In this experiment, the air-fuel ratio and torque of both non-tuned and tuned engines that one person took on board in the car with a five-speed automatic transmission were measured by the chassis dynamometer(Dynojet 224xLC). It was found that the maximum torque of tuned engine in a driving gasoline car was increased by 103.68% on average, while the maximum output was increased by 119.68% on average in comparison to the non-tuned engine.

All Digital DLL with Three Phase Tuning Stages (3단 구성의 디지털 DLL 회로)

  • Park, Chul-Woo;Kang, Jin-Ku
    • Journal of IKEEE
    • /
    • v.6 no.1 s.10
    • /
    • pp.21-29
    • /
    • 2002
  • This paper describes a high resolution DLL(Delay Locked Loop) using all digital circuits. The proposed architecture is based on the three stage of coarse, fine and ultra fine phase tuning block which has a phase detector, selection block and delay line respectively. The first stage, the ultra fine phase tuning block, is tune to accomplish high resolution using a vernier delay line. The second and third stage, the coarse and fine tuning block, are tuning the phase margin of Unit Delay using the delay line and are similar to each other. It was simulated in 0.35um CMOS technology under 3.3V supply using HSPICE simulator. The simulation result shows the phase resolution can be down to lops with the operating range of 250MHz to 800MHz.

  • PDF

A 54-GHz Injection-Locked Frequency Divider Based on 0.13-㎛ RFCMOS Technology (0.13-㎛ RFCMOS 공정 기반 54-GHz 주입 동기 주파수 분주기)

  • Seo, Hyo-Gi;Yun, Jong-Won;Rieh, Jae-Sung
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.22 no.5
    • /
    • pp.522-527
    • /
    • 2011
  • In this work, a 54 GHz divide-by-3 injection-locked frequency divider(ILFD) based on ring oscillator has been developed in a 0.13-${\mu}M$ Si RFCMOS technology for phase-locked loop(PLL) application. The free-running frequency is 18.92~19.31 GHz with tuning range of 0~1.8 V, consuming 70 mW with a 1.8 V supply voltage. At 0 dBm input power, the locking range is 1.02 GHz(54.82~55.84 GHz) and, with varactor tuning of 0~1.8 V, the total operating range is 2.4 GHz(54.82~57.17 GHz). The fabricated circuit size is 0.42 mm${\times}$0.6 mm including probing pads and 0.099 mm${\times}$0.056 mm for core area.

L-band Voltage Controlled Oscillator for Ultra-Wideband System Applications (초광대역 응용 시스템을 위한 L밴드 전압제어발진기 설계)

  • Koo Bonsan;Shin Guem-Sik;Jang Byung-Jun;Ryu Keun-Kwan;Lee Moon-Que
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.15 no.9
    • /
    • pp.820-825
    • /
    • 2004
  • In this paper an octave tuning voltage controlled oscillator which is used in set-top TV tuner was designed. Oscillation frequency range is 0.9 GHz~2.2 GHz with 1.3 GHz bandwidth. By using 4 varactor diodes in base and emitter of transistor, wide-band tuning, sweep linearity and low phase noise could be achieved. Designed VCO requires a tuning voltage of 0 V ~ 20 V and DC consumption of 10 V and 15 mA. Designed VCO exhibits an output power of 5.3 dBm $\pm$1.1 dB and a phase noise below -94.8 dBc/Hz @ 10 kHz over the entire frequency range. The sweep linearity shows 65 MHz/V with a deviation of $\pm$10 MHz.