• Title/Summary/Keyword: Timing recovery

Search Result 164, Processing Time 0.019 seconds

An 128-phase PLL using interpolation technique

  • Hayun Chung;Jeong, Deog-kyoon;Kim, Wonchan
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.3 no.4
    • /
    • pp.181-187
    • /
    • 2003
  • This paper presents an 125MHz, 128-phase phase-locked loop using interpolation technique for digital timing recovery. To reduce the power consumption and chip area, phase interpolation was performed over only selected windows, instead of overall period. Four clocks were used for phase interpolation to avoid the output jitter increase due to the interpolation clock (clock used for phase interpolation) switching. Also, the output clock was fed back to finite-state machine (FSM) where the multiplexer selection signals are generated to eliminate the possible output glitches. The PLL implemented in a $0.25\mu\textrm{m}$ CMOS process and dissipates 80mW at 2.5V supply and occupies $0.84\textrm{mm}^2.

Efficient Polynomial Base FIR Interpolation Circuit Using Support Filter (보조 필터를 이용한 효율적인 FIR 보간 회로)

  • Kim, Yong-Eun;Chung, Jin-Gyun
    • Journal of the Institute of Electronics Engineers of Korea SP
    • /
    • v.45 no.4
    • /
    • pp.78-83
    • /
    • 2008
  • Interpolation filters are widely used in symbol timing recovery systems to interpolate new sample values at arbitrary points between the existing discrete-time samples. Polynomial interpolation is interpolated by coefficient made inputted information. This paper presents an efficient way to implement polynomial base interpolation filters using support filter changing input. By an example, it is shown that the proposed structure out performs the conventional interpolation structure with less hardware cost.

Experimental Development of a 2400bps Modem using 4-Phase DPSK (4-Phase DPSK를 이용한 2400bps모뎀의 시작연구)

  • 김대영;김재균
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.7 no.3
    • /
    • pp.112-119
    • /
    • 1982
  • An experimental 2400bps modem emlpoying 4-phase DPSK in compliance with the CCITT recommendation V.26 is developed. Integrated circuits are used throughtout the circuit implementation, including active filters and a semiconductor delay line. A new timing recovery scheme is proposed and adopted successfully. The error rate perfromance is found to be in fair agreement with the theoretical prediction.

  • PDF

Improved Symbol Timing Recovery using the jitter slope-rate of adaptive loop filter in ATSC DTV systems (적응적 루프필터의 지터 변화율을 이용한 ATSC DTV 시스템의 심볼 타이밍 동기)

  • Nam, Wan-Ju;Lee, Joo-Hyung;Kim, Jae-Moung;Kim, Seung-Won
    • Proceedings of the Korean Society of Broadcast Engineers Conference
    • /
    • 2005.11a
    • /
    • pp.109-112
    • /
    • 2005
  • ATSC 지상파 DTV 시스템에서 심볼 타이밍 동기 성능 개선을 위한 알고리즘을 제안한다. 일반적으로 심볼 타이밍 동기를 위해 사용되는 가드너 방법은 다중 경로 페이딩 환경에서 성능이 좋지만 지터에 의해 성능 열화가 발생한다. 지터량는 루프 필터 대역폭이 작을수록 작아지지만, 수렴속도는 느려지게 된다. 수렴속도는 빠르면서 수렴 후 지터량를 감소시키기 위해 일정시간마다 루프필터의 출력 값을 평균하고 이 평균값을 이용하여 옵셋량을 추정한 후 추정된 옵셋의 변화율에 따라 루프 필터의 대역폭을 줄여 지터의 크기를 줄이는 알고리즘을 제안한다.

  • PDF

A new line coding algorithm for power spectrum suppression at DC and nyquist frequency (직류 및 나이퀴스트 주파수에서 전력 스펙트럼 억제를 위한 새로운 선로 부호화 알고리즘)

  • 김용호;김대영
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.23 no.4
    • /
    • pp.815-820
    • /
    • 1998
  • A new coding algorithm which has spectrum notches at the DC and Nyquist Frequency for maximizing the effect of the in-band pilot insertion in order to make the symbol timing or carrier recovery easy is proposed. It is shown that this algorithm uses one encoder and gives the similar spectrum characteristics to that of the existing OF00 code which uses two encoder. In this paper, the proposed new coding algorithm is explained andits spectrum characteristics is compared with the of OF00 code using computer simulation.

  • PDF

A study on the synchronization parameter to design ADSL chip in DMT systems (DMT시스템에서 ADSL 칩 설계를 위한 동기화 파라미터에 관한 연구)

  • Cho, Byung-Lok;Park, Sol;Kim, Young-Min
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.3 no.3
    • /
    • pp.687-694
    • /
    • 1999
  • In this paper, to draw out the parameter of synchronization for ADSL(Asymmetric Digital Subscriber Line) chip design, we analyze the performance of STR(Symbol Timing Recovery) and frame synchronization with computer simulation. We analyze and design PLL(Phase Lock Loop) loop for ADSL. As a result, we obtained the optimum parameter of STR to design ADSL chip. Also, when performed frame synchronization with several algorithm, we analyzed the performance of FER(Frame Error Rate) and the effect of frame offset with computer simulation.

  • PDF

A Study on Synchronization for ATM Terminal (ATM 단말기의 동기에 관한 연구)

  • Choe, Seung-Guk
    • The Transactions of the Korea Information Processing Society
    • /
    • v.6 no.7
    • /
    • pp.1877-1883
    • /
    • 1999
  • Synchronization of the clock at the ATM receiving terminal is studied. The technique analyzed here has been adapted by ITU-T as the standard for ATM timing recovery. This paper presents analysis of SRTS method itself and jitter in SRTS. The power pectrum and rms amplitude of SRTS jitter are calculated. The calculated average rms value for T1 1.544MHz source signal is 32.63ns and 0.15ns for E4 139.264MHz signal.

  • PDF

Who's Hit Hardest? The Persistence of the Employment Shock by the COVID-19 Crisis

  • HAN, JOSEPH
    • KDI Journal of Economic Policy
    • /
    • v.43 no.2
    • /
    • pp.23-51
    • /
    • 2021
  • The persistence of the employment shock by COVID-19 has various policy implications during the pandemic and beyond it. After evaluating the impact of the health crisis at the individual level, this study decomposes employment losses into persistent and transitory components using the observed timing of the three major outbreaks and subsequent lulls. The estimation results show that while face-to-face services were undoubtedly hit hard by the COVID-19 crisis, the sectoral shock was less persistent for temporary jobs and self-employment. Permanent jobs in the hard-hit sector showed increasingly large persistent losses through the recurring crises, indicating gradual changes in employer responses. The persistent job losses were concentrated on young and older workers in career transitions, whose losses are likely to have long-term effects. These results suggest that targeted measures to mitigate the persistent effects of the employment shock should take priority during the recovery process.

The use of extracorporeal membrane oxygenation in children with acute fulminant myocarditis

  • Heinsar, Silver;Raman, Sainath;Suen, Jacky Y.;Cho, Hwa Jin;Fraser, John F.
    • Clinical and Experimental Pediatrics
    • /
    • v.64 no.5
    • /
    • pp.188-195
    • /
    • 2021
  • Acute fulminant myocarditis (AFM) occurs as an inflammatory response to an initial myocardial insult. Its rapid and deadly progression calls for prompt diagnosis with aggressive treatment measures. The demonstration of its excellent recovery potential has led to increasing use of mechanical circulatory support, especially extracorporeal membrane oxygenation (ECMO). Arrhythmias, organ failure, elevated cardiac biomarkers, and decreased ventricular function at presentation predict requirement for ECMO. In these patients, ECMO should be considered earlier as the clinical course of AFM can be unpredictable and can lead to rapid haemodynamic collapse. Key uncertainties that clinicians face when managing children with AFM such as timing of initiation of ECMO and left ventricular decompression need further investigation.

Optimum Parameter Determination of PLL Used in Timing Clock Recovery Circuit (타이밍 클릭 복원 회로에 사용된 PLL의 최적 파라미터 결정)

  • Ryu, Heunggyoon;ANN, Souguil
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.24 no.3
    • /
    • pp.376-380
    • /
    • 1987
  • The closed-loop transfer function of 2-nd order PLL (phase-looked loop)of which loop filter has active-lag 1-st order is found. Considering the three criteria of system performance: the transient response time of the circuit, noise bandwidth by the linear analysis and stability which uses root-locus method, the optimum value of damping factor is 1.0 and the natural frequency which depends upon the signal frequency can be determined after consideration of the trade-off relationship between the transient response time and the noise bandwidth.

  • PDF