An 128-phase PLL using interpolation technique |
Hayun Chung
(School of Electrical Engineering and Computer Science, Seoul National University)
Jeong, Deog-kyoon (School of Electrical Engineering and Computer Science, Seoul National University) Kim, Wonchan (School of Electrical Engineering and Computer Science, Seoul National University) |
1 | B.W. Garlepp et al., 'A Portable DLL architecture for CMOS Interface Circuits', Symp. On VLSI Circuits, pp.214-215. Jun. 1998 DOI |
2 | K. Nakamura et al., A CMOS 50% duty cycle repeater using complementary phase blending, IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp. 48-49, June. 2000 DOI |
3 | S. Sidiropoluos et al., A semi-digital DLL, IEEE J. SolidState Circuits, vol. 32, pp. 1683-1692, Nov. 1999 DOI ScienceOn |