• Title/Summary/Keyword: Thin-Film Patterning Process

Search Result 86, Processing Time 0.019 seconds

Stability Enhancement of IZOthin Film Transistor Using SU-8 Passivation Layer (SU-8 패시베이션을 이용한 솔루션 IZO-TFT의안정성 향상에 대한 연구)

  • Kim, Sang-Jo;Yi, Moonsuk
    • Journal of the Institute of Electronics and Information Engineers
    • /
    • v.52 no.7
    • /
    • pp.33-39
    • /
    • 2015
  • In this work, SU-8 passivated IZO thin-film transistors(TFTs) made by solution-processes was investigated for enhancing stability of indium zinc oxide(IZO) TFT. A very viscous negative photoresist SU-8, which has high mechanical and chemical stability, was deposited by spin coating and patterned on top of TFT by photo lithography. To investigate the enhanced electrical performances by using SU-8 passivation layer, the TFT devices were analyzed by X-ray phtoelectron spectroscopy(XPS) and Fourier transform infrared spectroscopy(FTIR). The TFTs with SU-8 passivation layer show good electrical characterestics, such as ${\mu}_{FE}=6.43cm^2/V{\cdot}s$, $V_{th}=7.1V$, $I_{on/off}=10^6$, SS=0.88V/dec, and especially 3.6V of ${\Delta}V_{th}$ under positive bias stress (PBS) for 3600s. On the other hand, without SU-8 passivation, ${\Delta}V_{th}$ was 7.7V. XPS and FTIR analyses results showed that SU-8 passivation layer prevents the oxygen desorption/adsorption processes significantly, and this feature makes the effectiveness of SU-8 passivation layer for PBS.

Recent Progress in Patterned Membranes for Membrane-Based Separation Process (분리공정을 위한 패턴화 멤브레인 최근 연구 동향)

  • Aung, Hein Htet;Patel, Rajkumar
    • Membrane Journal
    • /
    • v.31 no.3
    • /
    • pp.170-183
    • /
    • 2021
  • Fouling has continued to be a problem that hinders the effectiveness of membrane properties. To solve this problem of reducing fouling effects on membrane surface properties, different and innovative types of membrane patterning has been proposed. This article reviews on the progress of patterned membranes and their separation process concerning the fouling effects of membranes. The types of separation processes that utilize the maximum effectiveness of the patterned membranes include nanofiltration (NF), reverse osmosis (RO), microfiltration (MF), ultrafiltration (UF), and pervaporation (PV). Using these separation processes have shown and prove to have a major effect on reducing fouling effects, and in addition, they also add beneficial properties to the patterned membranes. Each patterned membrane and their separation processes gave notable results in threshold towards flux, salt rejections, hydrophilicity and much more, but there are also some unsolved cases to be pointed out. In this review, the effects of patterned membrane for separation processes will be discussed.

UV-nanoimprint Patterning Without Residual Layers Using UV-blocking Metal Layer (UV 차단 금속막을 이용한 잔류층이 없는 UV 나노 임프린트 패턴 형성)

  • Moon Kanghun;Shin Subum;Park In-Sung;Lee Heon;Cha Han Sun;Ahn Jinho
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.12 no.4 s.37
    • /
    • pp.275-280
    • /
    • 2005
  • We propose a new approach to greatly simplify the fabrication of conventional nanoimprint lithography (NIL) by combined nanoimprint and photolithography (CNP). We introduce a hybrid mask mold (HMM) made from UV transparent material with a UV-blocking Cr metal layer placed on top of the mold protrusions. We used a negative tone photo resist (PR) with higher selectivity to substrate the CNP process instead of the UV curable monomer and thermal plastic polymer that has been commonly used in NIL. Self-assembled monolayer (SAM) on HMM plays a reliable role for pattern transfer when the HMM is separated from the transfer layer. Hydrophilic $SiO_2$ thin film was deposited on all parts of the HMM, which improved the formation of SAM. This $SiO_2$ film made a sub-10nm formation without any pattern damage. In the CNP technique with HMM, the 'residual layer' of the PR was chemically removed by the conventional developing process. Thus, it was possible to simplify the process by eliminating the dry etching process, which was essential in the conventional NIL method.

  • PDF

An Integrated Mach-Zehnder Interferometric Sensor based on Rib Waveguides (Rib 도파로 기반 집적 마흐젠더 간섭계 센서)

  • Choo, Sung-Joong;Park, Jung-Ho;Shin, Hyun-Joon
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.4
    • /
    • pp.20-25
    • /
    • 2010
  • An integrated Mach-Zehnder interferometric sensor operating at 632.8 nm was designed and fabricated by the technology of planar rib waveguides. Rib waveguide based on silica system ($SiO_2-SiO_xN_y-SiO_2$) was geometrically designed to have single mode operation and high sensitivity. It was structured by semiconductor fabrication processes such as thin film deposition, photolithography, and RIE (Reactive Ion Etching). With the power observation, propagation loss measurement by cut-back method showed about 4.82 dB/cm for rib waveguides. Additionally the chromium mask process for an etch stop was employed to solve the core damaging problem in patterning the sensing zone on the chip. Refractive index measurement of water/ethanol mixture with this device finally showed a sensitivity of about $\pi$/($4.04{\times}10^{-3}$).

A Study on the Optical Characteristics of Multi-Layer Touch Panel Structure on Sapphire Glass (Sapphire Glass 기반 다층박막 터치패널구조의 광학특성 연구)

  • Kwak, Young Hoon;Moon, Seong Cheol;Lee, Ji Seon;Lee, Seong Eui
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.29 no.3
    • /
    • pp.168-174
    • /
    • 2016
  • A conductive oxide-based sapphire glass indium tin oxide/metal electrode and the optical coating, through patterning process was studied in excellent optical properties and integrated touch panel has a high strength. Indium tin oxide conductive oxides of the sapphire glass to 0.3 A at DC magnetron sputtering method of 10 min, gas flow Ar 10 Sccm Ar, $O_2$ 1.0 Sccm the formation conditions of the thin film after annealing at $550^{\circ}C$ for 30min was achieved through a 86% transmittance. In addition, the coating 130 nm hollow silica sol-gel was to improve the optical transmittance of the indium tin oxide to 91%. For the measurement by the modeling hollow silica sol by Macleod simulation and calculated the average values of silica part to the presence or absence in analogy to actual. Refractive index value and the actual value of the material on the simulation the transmittance difference is it does not completely match the air region similar to the actual value (transmission) could be confirmed that the measurement is set to a value of between 5 nm and 10 nm.

The Improvement of Fabrication Process for a-Si:H TFT's Yield (a-Si:H TFT의 수율 향상을 위한 공정 개선)

  • Hur, Chang-Wu
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.6
    • /
    • pp.1099-1103
    • /
    • 2007
  • TFT's have been intensively researched for possible electronic and display applications. Through tremendous engineering and scientific efforts, a-Si:H TFT fabrication process was greatly improved. In this paper, the reason on defects occurring at a-Si:H TFT fabrication process is analyzed and solved, so a-Si:H TFT's yield is increased and reliability is improved. The a-Si:H TFT of this paper is inverted staggered type TFT. The gate electrode is formed by patterning with length of $8{\mu}m{\sim}16{\mu}m$ and width of $80{\sim}200{\mu}m$ after depositing with gate electrode (Cr). We have fabricated a-SiN:H, conductor, etch-stopper and photo-resistor on gate electrode in sequence, respectively. We have deposited n+a-Si:H, NPR(Negative Photo Resister) layer after forming pattern of Cr gate electrode by etch-slower pattern. The NPR layer by inverting pattern of upper Sate electrode is patterned and the n+a-Si:H layer is etched by the NPR pattern. The NPR layer is removed. After Cr layer is deposited and patterned, the source-drain electrode is formed. The a-Si:H TFT made like this has problems at photo-lithography process caused by remains of PR. When sample is cleaned, this remains of PR makes thin chemical film on surface and damages device. Therefor, in order to improve this problem we added ashing process and cleaning process was enforced strictly. We can estimate that this method stabilizes fabrication process and makes to increase a-Si:H TFT's yield.