• Title/Summary/Keyword: Test technology

Search Result 24,127, Processing Time 0.051 seconds

Stress Analysis of IPS Lower bracket

  • Lee, J.M.;Park, K.N.;Chi, D.Y.;Park, S.K.;Sim, B.S.;Lee, H.H.;Ahn, S.H.;Lee, C.Y.;Kim, H.R.
    • Proceedings of the Korean Nuclear Society Conference
    • /
    • 2005.10a
    • /
    • pp.703-704
    • /
    • 2005
  • PDF

Using scratch test to evaluate cohesive bond strength of Mo composite coating

  • Koiprasert, Hathaipat;Thaiwatthana, Sirinee;Sheppard, Panadda
    • International Journal of Advanced Culture Technology
    • /
    • v.3 no.2
    • /
    • pp.34-41
    • /
    • 2015
  • Bonding strength of a thermal sprayed coating is difficult to measure using a conventional pull-off test method. Scratch test is a potential alternative testing method. An adhesive and a cohesive bond strength of the coating can be measured by the pull-off test while the scratch test performed on the cross-section of the thermal sprayed coating can only demonstrate the cohesive bond strength of the coating. Nevertheless, it is still beneficial to perform the scratch testing on the cross-section of the coating for the sake of comparison thus providing an alternative to the pull-off test. The scratch test method can reduce testing time and cost in the long run due to a significant cost reduction in consumables and energy and time saving from the curing step of the glue used in the pull-off test. This research investigates the possibility of using the scratch test to measure the cohesive bond strength of Mo/NiCrBSi composite coating. The results from the pull-off test and the scratch test indicate that the cohesive bond strengths of the Mo composite coating show similar trend and that the cohesive bond strength are increased when increasing NiCrBSi content.

Progressive Test and Evaluation Strategy for Verification of KF-X AESA Radar Development (한국형 전투기(KF-X) AESA 레이다 개발 검증을 위한 점진적인 시험평가 전략)

  • Shinyoung Cho;Yongkil Kwak;Hyunseok Oh;Hyesun Ju;Hongwoo Park
    • Journal of the Korea Institute of Military Science and Technology
    • /
    • v.27 no.3
    • /
    • pp.387-394
    • /
    • 2024
  • This paper describes a progressive test and evaluation strategy for verification of Korean Fighter eXperimental (KF-X) AESA(Active Electronically Scanned Array) radar development. Three progressive stages of development test and evaluation were officially performed from simulated test conditions to actual operating conditions according to standards: radar function/performance and avionics integration. KF-X AESA radar development is repeatedly verified by progressive stages consisting of five tests: Roof-lab ground test, System Integration Laboratory(SIL) ground test, Flying Test Bed(FTB) test, KF-X ground test, and KF-X flight test. As a result, the risk factor decreases as stages and tests progress. Therefore, development test and evaluation of KF-X AESA radar are successfully performed at low development risk.

Selecting Test Cases for Result Inspection to Support Effective Fault Localization

  • Li, Yihan;Chen, Jicheng;Ni, Fan;Zhao, Yaqian;Wang, Hongwei
    • Journal of Computing Science and Engineering
    • /
    • v.9 no.3
    • /
    • pp.142-154
    • /
    • 2015
  • Fault localization techniques help locate faults in source codes by exploiting collected test information and have shown promising results. To precisely locate faults, the techniques require a large number of test cases that sufficiently exercise the executable statements together with the label information of each test case as a failure or a success. However, during the process of software development, developers may not have high-coverage test cases to effectively locate faults. With the test case generation techniques, a large number of test cases without expected outputs can be automatically generated. Whereas the execution results for generated test cases need to be inspected by developers, which brings much manual effort and potentially hampers fault-localization effectiveness. To address this problem, this paper presents a method to select a few test cases from a number of test cases without expected outputs for result inspection, and in the meantime selected test cases can still support effective fault localization. The experimental results show that our approach can significantly reduce the number of test cases that need to be inspected by developers and the effectiveness of fault localization techniques is close to that of whole test cases.

SOC Test Compression Scheme Sharing Free Variables in Embedded Deterministic Test Environment

  • Wang, Weizheng;Cai, Shuo;Xiang, Lingyun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.15 no.3
    • /
    • pp.397-403
    • /
    • 2015
  • This paper presents a new SOC test compression scheme in Embedded Deterministic Test (EDT) compression environment. Compressed test data is brought over the TAM from the tester to the cores in SOC and decompressed in the cores. The proposed scheme allows cores tested at the same time to share some test channels. By sharing free variables in these channels across test cubes of different cores decompressed at the same time, high encoding efficiency is achieved. Moreover, no excess control data is required in this scheme. The ability to reuse excess free variables eliminates the need for high precision in matching the number of test channels with the number of care bits for every core. Experimental results obtained for some SOC designs illustrate effectiveness of the proposed test application scheme.

A Review of Structural Testing Methods for ASIC based AI Accelerators

  • Umair, Saeed;Irfan Ali, Tunio;Majid, Hussain;Fayaz Ahmed, Memon;Ayaz Ahmed, Hoshu;Ghulam, Hussain
    • International Journal of Computer Science & Network Security
    • /
    • v.23 no.1
    • /
    • pp.103-111
    • /
    • 2023
  • Implementing conventional DFT solution for arrays of DNN accelerators having large number of processing elements (PEs), without considering architectural characteristics of PEs may incur overwhelming test overheads. Recent DFT based techniques have utilized the homogeneity and dataflow of arrays at PE-level and Core-level for obtaining reduction in; test pattern volume, test time, test power and ATPG runtime. This paper reviews these contemporary test solutions for ASIC based DNN accelerators. Mainly, the proposed test architectures, pattern application method with their objectives are reviewed. It is observed that exploitation of architectural characteristic such as homogeneity and dataflow of PEs/ arrays results in reduced test overheads.

Reliability Assessment Criteria of Power Amplifier for Mobile Phone (휴대폰용 전력증폭기의 신뢰성 평가기준)

  • Lee, Woo-Sung;Hwang, Soon-Mi;Lee, Kwan-Hun;Song, Byeong-Suk;Jeong, Hai-Sung;Oh, Geun-Tae
    • Journal of Applied Reliability
    • /
    • v.9 no.3
    • /
    • pp.233-248
    • /
    • 2009
  • PAM(Power Amplifier Module) is the important part of a mobile phone transmitter. It amplifies the strength of signal transmitting from a mobile phone to base stations enough to resist noise or interference. In this paper reliability assessment criteria for the PAM are established in terms of quality certification test and lifetime test. The former quality certification test comprises general performance test and environmental test. Items which pass the test undergo lifetime test which guarantees the extent of mean lifetime with certain confidence.

  • PDF