• Title/Summary/Keyword: TRANSMITTER

Search Result 2,120, Processing Time 0.032 seconds

A 6.5 - 8.5 GHz CMOS UWB Transmitter Using Switched LC VCO

  • Eo, Yun Seong;Park, Myung Cheol;Ha, Min-Cheol
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.15 no.3
    • /
    • pp.417-422
    • /
    • 2015
  • A 6.5 - 8.5 GHz CMOS UWB transmitter is implemented using $0.18{\mu}m$ CMOS technology. The transmitter is mainly composed of switched LC VCO and digital pulse generator (DPG). Using RF switch and DPG, the uniform power and sidelobe rejection are achieved irrespective of the carrier frequency. The measured UWB carrier frequency range is 7 ~ 8 GHz and the pulse width is tunable from 1 to 2 ns. The measured energy efficiency per pulse is 2.1 % and the power consumption is 0.6 mW at 10 Mbps without the buffer amplifier. The chip core size is $0.72mm^2$.

Location-Aware Fast Link Switching Scheme for Visible Light Communication Networks

  • Nguyen, Tuan;Chowdhury, Mostafa Zaman;Jang, Yeong Min
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.37C no.10
    • /
    • pp.888-893
    • /
    • 2012
  • Quality of Service (QoS) provisioning is an important issue in the design of next generation wireless network. In visible light communication (VLC) networks, link switching is a solution to maintain or improve the quality of communication. In this paper, we propose a novel link switching scheme using the location of mobile nodes (MNs). The current serving transmitter uses location history of the MN to find out which neighbor transmitter the MN is approaching. This neighbor transmitter is chosen to inform the MN as the next serving transmitter. The simulation results show that our proposed scheme gains better performance than non-predictive link switching scheme.

Direct Sequence Spread Spectrum Transmitter using FPGAs

  • Abhijit S. Pandya;Souza, Ralph-D′;Chae, Gyoo-Yong
    • Journal of information and communication convergence engineering
    • /
    • v.2 no.2
    • /
    • pp.76-79
    • /
    • 2004
  • The DS-SS (Direct Sequence Spread Spec1nun) transmitter is part of a low data rate (∼150 kbps - burst rate and 64 bps - average data rate) wireless communication system. It is traditionally implemented using Digital Signal processing chip (DSP). However, with rapid increase in variety of services through cell phones, such as, web access, video transfer, online games etc. demand for higher rate is increasing steadily. Since the chip rate and thereby the sampling rate requirements of the system are fairly high, the transmitter should implemented using Field programmable Gate Arrays FPGAs instead of a DSP. This paper shows the steps taken to get a working prototype of the transmitter unit on a FPGA based platform.

Leakage Magnetic Field Suppression Using Dual-Transmitter Topology in EV Wireless Charging

  • Zhu, Guodong;Gao, Dawei;Lin, Shulin
    • Journal of Power Electronics
    • /
    • v.19 no.3
    • /
    • pp.625-636
    • /
    • 2019
  • This paper proposes an active leakage magnetic field (LMF) suppression scheme, which uses the dual-transmitter (DT) topology, for EV wireless charging systems (EVWCS). The two transmitter coils are coplanar, concentric and driven by separate inverters. The LMF components generated by the three coils cancel each other out to reduce the total field strength. This paper gives a detailed theoretical analysis on the operating principles of the proposed scheme. Finite element analysis is used to simulate the LMF distribution patterns. Experimental results show that when there is no coil misalignment, 97% of the LMF strength can be suppressed in a 1kW prototype. These results also show that the impact on efficiency is small. The trade-off between LMF suppression and efficiency is revealed, and a control strategy to balance these two objectives is presented.

Performance Evaluation of a Windowed-Sinc Function-Based PAPR Reduction Scheme for OFDM Polar Transmitters (OFDM polar transmitter를 위한 windowed-sinc 함수 기반의 PAPR 감소기법의 성능평가)

  • Seo, Man-Jung;Shim, Hee-Sung;Im, Sung-Bin
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.47 no.1
    • /
    • pp.10-18
    • /
    • 2010
  • The polar transmitter is applied to the narrowband communication systems such as GSM (Global System for Mobile Communications), EDGE (Enhanced Data Rates for GSM Evolution), and GPRS (General Packet Radio Service). To apply polar transmitter for the wideband communication like OFDM (Orthogonal Frequency Division Multiplexing) where the high PAPR (Peak-to-Average Power Ratio) problem occurs, this paper proposes a windowed-sinc function based PAPR reduction scheme. The proposed algorithm mitigates the effect of excessive suppression due to successive peaks or relatively high peaks of the signal. The BER (Bit Error Rate) and EVM (Error Vector Magnitude) performances are measured for various window types and lengths. The simulation results demonstrate that the proposed algorithm achieves significant improvement in terms of BER and PAPR reduction performance with similar spectrum performance to the conventional peak windowing scheme.

A 1.88-mW/Gb/s 5-Gb/s Transmitter with Digital Impedance Calibration and Equalizer (디지털 임피던스 보정과 이퀄라이저를 가진 1.88mW/Gb/s 5Gb/s 송신단)

  • Kim, Ho-Seong;Beak, Seung-Wuk;Jang, Young-Chan
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.20 no.1
    • /
    • pp.110-116
    • /
    • 2016
  • This paper describes 1.2-V 5-Gb/s scalable low voltage signaling(SLVS) differential transmitter(TX) with a digital impedance calibration and equalizer. The proposed transmitter consists of a phase-locked loop(PLL) with 4-phase output clock, a 4-to-1 serializer, a regulator, an output driver, and an equalizer driver for improvement of the signal integrity. A pseudo random bit sequence generator is implemented for a built-in self-test. The proposed SLVS transmitter provides the output differential swing level from 80mV to 500mV. The proposed SLVS transmitter is implemented by using a 65-nm CMOS with a 1.2-V supply. The measured peak-to-peak time jitter of the implemented SLVS TX is about 46.67 ps at the data rate of 5Gb/s. Its power consumption is 1.88 mW/Gb/s.

Edge-Based Tracking of an LED Traffic Light for a Road-to-Vehicle Visible Light Communication System

  • Premachandra, H. Chinthaka N.;Yendo, Tomohiro;Tehrani, Mehrdad Panahpour;Yamazato, Takaya;Fujii, Toshiaki;Tanimoto, Masayuki;Kimura, Yoshikatsu
    • Journal of Broadcast Engineering
    • /
    • v.14 no.4
    • /
    • pp.475-487
    • /
    • 2009
  • We propose a visible light road-to-vehicle communication system at intersection as one of ITS technique. In this system, the communication between vehicle and a LED traffic light is approached using LED traffic light as a transmitter, and on-vehicle high-speed camera as a receiver. The LEDs in the transmitter are emitted in 500Hz and those emitting LEDs are captured by a high-speed camera for making communication. Here, the luminance value of each LED in the transmitter should be found for consecutive frames to achieve effective communication. For this purpose, first the transmitter should be identified, then it should be tracked for consecutive frames while the vehicle is moving, by processing the images from the high-speed camera. In our previous work, the transmitter was identified by getting the subtraction of two consecutive frames. In this paper, we mainly introduce an algorithm to track the identified transmitter in consecutive frames. Experimental results using appropriate images showed the effectiveness of the proposal.

(Design of Group Key Management Protocol for Information Security in Multicast) (멀티캐스트 정보 보호를 위한 그룰 키 관리 프로토콜의 설계)

  • 홍종준
    • Journal of the Korea Computer Industry Society
    • /
    • v.3 no.9
    • /
    • pp.1235-1244
    • /
    • 2002
  • This paper proposes a group key management protocol for a secure of all the multicast user in PIM-SM multicast group communication. With prosed architect, subgroups for multicast secure group management will be divided by RP (Rendezvous-Point) unit and each RP has a subgroup manager. Each subgroup manager gives a secure key to it's own transmitter md the transmitter compress the data with it's own secure key from the subgroup manager. Before the transmitter send the data to receiver, the transmitter prepare to encrypt a user's service by sending a encryption key to the receiver though the secure channel, after choking the user's validity through the secure channel. As the transmitter sending a data after then, the architecture is designed that the receiver will decode the received data with the transmitter's group key. As a result, the transmitting time is shortened because there is no need to data translation by group key on data sending and the data transmition is possible without new key distribution at path change to SPT (Shortest Path Tree) of the router characteristic. Additionally, the whole architecture size is samller than the other multicast secure architecture by using the conventional PIM-SIM routing structure without any additional equipment.

  • PDF

The Design of CMOS-based High Speed-Low Power BiCMOS LVDS Transmitter (CMOS공정 기반의 고속-저 전압 BiCMOS LVDS 구동기 설계)

  • Koo, Yong-Seo;Lee, Jae-Hyun
    • Journal of IKEEE
    • /
    • v.11 no.1 s.20
    • /
    • pp.69-76
    • /
    • 2007
  • This paper presents the design of LVDS (Low-Voltage-Differential-Signaling) transmitter for Gb/s-per-pin operation. The proposed LVDS transmitter is designed using BiCMOS technology, which can be compatible with CMOS technology. To reduce chip area and enhance the robustness of LVDS transmitter, the MOS switches of transmitter are replaced with lateral bipolar transistor. The common emitter current gain($\beta$) of designed bipolar transistor is 20 and the cell size of LVDS transmitter is $0.01mm^2$. Also the proposed LVDS driver is operated at 1.8V and the maximum data rate is 2.8Gb/s approximately In addition, a novel ESD protection circuit is designed to protect the ESD phenomenon. This structure has low latch-up phenomenon by using turn on/off character of P-channel MOSFET and low triggering voltage by N-channel MOSFET in the SCR structure. The triggering voltage and holding voltage are simulated to 2.2V, 1.1V respectively.

  • PDF

Performance Analysis for System Co-existence between Adjacent Channels with Extended Hata and IEEE 802.11in TVWS (TV대역에서 IEEE 802.11과 Extended Hata 채널모델을 이용한 인접채널간 시스템 공존을 위한 성능 분석)

  • Cho, Ju-Phil;Lee, Il-Kyu
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.12 no.3
    • /
    • pp.37-42
    • /
    • 2012
  • In this paper, we analyze the maximum allowable transmitting output level of transmitter, which meets the required interference probability, in order to get the method that different communication systems can be existed and used simultaneously in adjacent channels. We analyze the performance result according to various density of interfering transmitter and transmitter output in hetero systems. In order to get the relationship with between density of interfering transmitter and transmitter output, we consider WiBro as an interfering transmitter, WLAN as a victim receiver and Extended Hata and IEEE 802.11 model as a channel environment respectively. Analyzed coexistence results may be widely applied into the technique developed to get the coexisting condition for wireless devices using many communication protocols in same frequency.