Journal of information and communication convergence engineering

  • 제2권2호
  • /
  • Pages.76-79
  • /
  • 2004
  • /
  • 2234-8255(pISSN)
  • /
  • 2234-8883(eISSN)
한국정보통신학회 (The Korea Institute of Information and Commucation Engineering)
권호 표지

Direct Sequence Spread Spectrum Transmitter using FPGAs

  • Abhijit S. Pandya (Dept of Comp. Sci. and Engg., Florida Atlantic Univ.) ;
  • Souza, Ralph-D′ (Motorola Inc) ;
  • Chae, Gyoo-Yong (IT design research center, silla University)
  • 발행 : 2004.06.01
PDF 다운로드
⟨ 이전 논문 다음 논문 ⟩

초록

The DS-SS (Direct Sequence Spread Spec1nun) transmitter is part of a low data rate (∼150 kbps - burst rate and 64 bps - average data rate) wireless communication system. It is traditionally implemented using Digital Signal processing chip (DSP). However, with rapid increase in variety of services through cell phones, such as, web access, video transfer, online games etc. demand for higher rate is increasing steadily. Since the chip rate and thereby the sampling rate requirements of the system are fairly high, the transmitter should implemented using Field programmable Gate Arrays FPGAs instead of a DSP. This paper shows the steps taken to get a working prototype of the transmitter unit on a FPGA based platform.

키워드

참고문헌

  1. R. C. Dixon, spread spectrum systems, John willey and sons, Inc., New York, 1984
  2. S. LMiller,' An adaptive direct-sequence code--division multiple-access receiver for multiuser interference rejection ,' IEEE Trans Commun., vol. 43, pp. 1746-1755, Feb./Mar./Apr. 1995 https://doi.org/10.1109/26.380225
  3. Samir Palnitkar, Verilog HDL A Guide to Digital Design and Synthesis, SunSoft Press, Prentice Hall Title, 1996
  4. Douglas Smith, HDL Chip Design, Doone Publications, 1996
  5. Xilinx, Foundation Series 3.11 Users Guide
  6. GV & Associates, Inc., GVA-200A Hardware Accelerator User's Manual