• Proceedings of the Korean Information Science Society Conference
• /
• 2005.11a
• /
• pp.1000-1002
• /
• 2005

TOE(TCP/IP Offload Engine)은 호스트 CPU가 아닌 네트워크 어댑터 상에서 TCP/IP 프로토콜을 처리하여 호스트 CPU의 부하를 줄이는 기술이다. TOE의 구현 방안으로는 임베디드 프로세서를 사용하여 TCP/IP를 처리하는 소프트웨어적인 구현 방법과 TCP/IP의 모든 기능을 하드웨어로 구현하는 접근 방법이 제안되어왔다. 본 논문에서는 하드웨어적인 접근 방법과 소프트웨어적인 접근 방법을 결합한 Hybrid TOE 구조를 개발하기 위해 FPGA와 ARM 프로세서에 기반한 프로토타입을 개발하였다. Hybrid TOE는 많은 작업 부하로 인하여 임베디드 프로세서 상에서 성능을 확보하기 어려운 기능들은 하드웨어로 구현하고, 연결 설정과 같이 통신의 성능에 큰 영향을 끼치지 않는 기능들은 임베디드 프로세서 상에서 소프트웨어로 처리한다. 또한 본 논문에서는 실험을 통해 Hybrid TOE 프로토타입이 호스트 CPU 상에 발생하는 부하를 줄임을 입증하고, 하드웨어 구현을 통해 통신의 성능을 향상시킬 수 있음을 보였다.

• Proceedings of the Korean Society of Computer Information Conference
• /
• 2012.01a
• /
• pp.237-238
• /
• 2012

우리 주변에서 인터넷에 접근할 수 있는 기반시설이 풍부하게 제공 되어 최근 출시되는 많은 가전제품과 전기전자 제품들은 인터넷에 접속하여 웹브라우저나 휴대폰을 이용하여 원격으로 감시하고 제어할 수 있다. 그러나 기존의 제품들은 대부분 인터넷 인터페이스가 없기 때문에 네트워크에 접속할 수 없어 불편함이 많았다. 따라서 본문에서는 주변의 가전제품 및 전기용품들을 스마트폰으로 감시하고 제어할 수 있는 인터넷 전원 콘센트를 위한 안드로이드 기반 스마트폰 애플리케이션을 설계하고 구현하였다. 본 논문에서 사용한 인터넷 전원콘센트 제어기는 위즈넷사에서 개발한 하드웨어 TCP/IP 프로세서인 W5300을 사용하여 AVR 마이크로프로세서로 운영 가능한 인터넷 인터페이스를 설계하고 구현한다. 하드웨어 TCP/IP 프로세서를 사용하여 이더넷 인터페이스를 구현하면 소형의 8비트 마이크로프로세서로 완전한 TCP/IP 스택의 구현이 가능하여 개발제품의 가격 경쟁력과 소형화에 기여할 수 있다.

• Proceedings of the Korean Society of Computer Information Conference
• /
• 2012.07a
• /
• pp.413-414
• /
• 2012

우리 주변에서 인터넷에 접근할 수 있는 기반시설이 풍부하게 제공 되어 최근 출시되는 많은 가전제품과 전기전자 제품들은 인터넷에 접속하여 웹브라우저나 휴대폰을 이용하여 원격으로 감시하고 제어할 수 있다. 그러나 기존의 제품들은 대부분 인터넷 인터페이스가 없기 때문에 네트워크에 접속할 수 없어 불편함이 많았다. 따라서 본문에서는 주변의 가전제품 및 전기용품들을 인터넷 환경에서 감시하고 제어할 수 있는 인터넷 전원 콘센트를 위한 임베디드 WEB 제어환경을 설계하고 구현하였다. 본 논문에서 사용한 인터넷 전원 콘센트 제어기는 위즈넷사에서 개발한 하드웨어 TCP/IP 프로세서인 W5300을 사용하여 AVR 마이크로프로세서로 운영 가능한 인터넷 인터페이스를 설계하고 임베디드 WEB 서버를 구현하였다. 하드웨어 TCP/IP 프로세서를 사용하여 이더넷 인터페이스를 구현함으로서 소형의 8비트 마이크로프로세서로 완전한 TCP/IP 스택의 구현이 가능하여 개발제품의 가격 경쟁력과 소형화에 기여할 수 있다.

• Journal of KIISE:Computer Systems and Theory
• /
• v.33 no.5
• /
• pp.257-266
• /
• 2006

Recently TCP/IP Offload Engine (TOE) technology, which processes TCP/IP on a network adapter instead of the host CPU, has become an important approach to reduce TCP/IP processing overhead in the host CPU. There have been two approaches to implementing TOE: software TOE, in which TCP/IP is processed by an embedded processor on a network adapter; and hardware TOE, in which all TCP/IP functions are implemented by hardware. This paper proposes a hybrid TOE that combines software and hardware functions in the TOE. In the hybrid TOE, functions that cannot have guaranteed performance on an embedded processor because of heavy load are implemented by hardware. Other functions that do not impose as much load are implemented by software on embedded processors. The hybrid TOE guarantees network performance near that of hardware TOE and it has the advantage of flexibility, because it is easy to add new functions or offload upper-level protocols of TCP/IP. In this paper, we developed a prototype board with an FPGA and an ARM processor to implement a hybrid TOE prototype. We implemented the hardware modules on the FPGA and the software modules on the ARM processor. We also developed a coprocessing mechanism between the hardware and software modules. Experimental results proved that the hybrid TOE prototype can greatly reduce the load on a host CPU and we analyzed the effects of the coprocessing mechanism. Finally, we analyzed important features that are required to implement a complete hybrid TOE and we predict its performance.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.8 no.6
• /
• pp.1166-1174
• /
• 2004

In this paper, a design of RISC-based transmission wrapper processor for TCP/IP protocol stack is described. The processor consists of input and output buffer memory with dual bank structure, 32-bit RISC microprocessor core, DMA unit with on-the-fly checksum capability, and memory module. To handle the various modes of TCP/IP protocol, hardware-software codesign approach based on RISC processor is used rather than the conventional state machine design. To eliminate large delay time due to sequential executions of data transfer and checksum operation, DMA module which can execute the checksum operation along with data transfer operation is adopted. The designed processor exclusive of variable-size input/output buffer consists of about 23,700 gates and its maximum operating frequency is about 167MHz under 0.35${\mu}m$ CMOS technology.

• Journal of the Korea Society of Computer and Information
• /
• v.17 no.9
• /
• pp.103-112
• /
• 2012

Recently, the infrastructure to be connected to the internet is much provided, there is more and more need to connect electric or electronic products to the internet to monitor or control them remotely. However, most of the existing products lack the network interface, so it was very inconvenient to be connected to the internet. Therefore, this article designs and realizes the internet outlet allowing real-time scheduling that can control the power remotely on the internet by using the hardware TCP/IP processor. The realized product consumes low production cost because it can be realized by using the hardware TCP/IP processor and the 8-bit small microprocessor. In addition, the product can be used widely in both wired and wireless environments with a variety of user interface, including the dedicated control program which provides the environment configuration functions; embedded web service that enables the webpage to be saved on the external flash memory; Android smartphone application; motion recognition control environment that uses the OpenCV computer vision library, etc.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2001.10a
• /
• pp.560-563
• /
• 2001

We made a HTTP server using 8 bit microprocessor. It was TMP84C015 which applied a 180 core and RTL8019AS was installed for an ethernet physical layer. Assembly language was used to optimize a performance of the MPU, to overcome an restriction of memory size and to maximize the throughput of packet using TCP, UDP, IP, ICMP and ARP protocol. We used LabVIEW to verified the each protocol on the client side.

• Journal of KIISE:Computer Systems and Theory
• /
• v.33 no.9
• /
• pp.691-698
• /
• 2006

TCP/IP Offload Engine (TOE) is a technology that processes TCP/IP on a network adapter instead of a host CPU to reduce protocol processing overhead from the host CPU. There have been some approaches to implementing TOE: software TOE based on an embedded processor; hardware TOE based on ASIC implementation; and hybrid TOE in which software and hardware functions are combined. In this paper, we designed software modules and hardware modules for a hybrid TOE on an FPGA that had two processor cores. Software modules are based on the embedded Linux. Hardware modules are for data transmission (TX) and reception (RX). One core controls the TX path and the other controls the RX path of the Linux. This TX/RX path separation mechanism can reduce task switching overheads between processes and overcome poor performance of single embedded processor. Hardware modules deal with creating headers for outgoing packets, processing headers of incoming packets, and fetching or storing data from or to the host memory by DMA. These can make it possible to improve the performance of data transmission and reception. We proved performance of the TOE with separated transmission and reception paths by performing experiments with a TOE network adapter that was equipped with the FPGA having processor cores.

• Journal of KIISE:Computer Systems and Theory
• /
• v.34 no.9
• /
• pp.459-466
• /
• 2007

TCP/IP processing imposes a heavy load on the host CPU when it is processed by the host CPU on a very high-speed network. Recently the TCP/IP Offload Engine (TOE), which processes TCP/IP on a network adapter instead of the host CPU, has become an attractive solution to reduce the load in the host CPU. There have been two approaches to implement TOE. One is the software TOE in which TCP/IP is processed by an embedded processor and the other is the hardware TOE in which TCP/IP is processed by a dedicated ASIC. The software TOE has poor performance and the hardware TOE is neither flexible nor expandable enough to add new features. In this paper we designed and implemented a hybrid TOE architecture, in which TCP/IP is processed by cooperation of hardware and software, based on an FPGA that has two embedded processor cores. The hybrid TOE can have high performance by processing time-critical operations such as making and processing data packets in hardware. The software based on the embedded Linux performs operations that are not time-critical such as connection establishment, flow control and congestions, thus the hybrid TOE can have enough flexibility and expandability. To improve the performance of the hybrid TOE, we developed a hardware-based transmission/reception accelerator that processes important operations such as creating data packets. In the experiments the hybrid TOE shows the minimum latency of about $19{\mu}s$. The CPU utilization of the hybrid TOE is below 6 % and the maximum bandwidth of the hybrid TOE is about 675 Mbps.

• Journal of the Korea Society of Computer and Information
• /
• v.25 no.10
• /
• pp.125-133
• /
• 2020

In this paper, we design 4-layer TCP/IP that utilizes minimal memory and processor resources in Internet of Things(IoT) systems. The TCP/IP designed in this paper has the following characteristics. First, memory resource is minimized by using minimal memory allocation. Second, processor resource is minimized by using minimal memory copy. Third, the execution time of the TCP/IP can be completed in a deterministic time. Fourth, there is no memory leak problem. The standard in minimal resources for memory and processor derived in this paper can be used to check whether the network subsystems of the already implemented IoT systems are efficiently implemented. As the result of measuring the amount of memory allocation and copy of the network subsystem of Zephyr, an open source IoT kernel recently released by the Linux Foundation, we found that it was bigger than the standard in minimal resources derived in this paper. The network subsystem of Zephyr was improved according to the design proposed in this paper, confirming that the amount of memory allocation and copy were decreased by about 39% and 67%, respectively, and the execution time was also reduced by about 28%.