Browse > Article

Design of RISC-based Transmission Wrapper Processor IP for TCP/IP Protocol Stack  

최병윤 (동의대학교 컴퓨터공학과)
장종욱 (동의대학교 컴퓨터공학과)
Publication Information
Journal of the Korea Institute of Information and Communication Engineering / v.8, no.6, 2004 , pp. 1166-1174 More about this Journal
Abstract
In this paper, a design of RISC-based transmission wrapper processor for TCP/IP protocol stack is described. The processor consists of input and output buffer memory with dual bank structure, 32-bit RISC microprocessor core, DMA unit with on-the-fly checksum capability, and memory module. To handle the various modes of TCP/IP protocol, hardware-software codesign approach based on RISC processor is used rather than the conventional state machine design. To eliminate large delay time due to sequential executions of data transfer and checksum operation, DMA module which can execute the checksum operation along with data transfer operation is adopted. The designed processor exclusive of variable-size input/output buffer consists of about 23,700 gates and its maximum operating frequency is about 167MHz under 0.35${\mu}m$ CMOS technology.
Keywords
RISC; DMA; Checksum;
Citations & Related Records
연도 인용수 순위
  • Reference
1 David V. Schuehler, and John W. Lockwood, 'Tep Splitter: A TCPJIP Flow Monitor in Reconfigurable Hardware,' IEEE Micro pp.54-59, Jan.-Feb. 2003
2 Florian Braun, John Lockwood, Marcel Waldvogel, 'Layered Protocol Wrapper for Internet Packet Processing in Reconfigurable Hardware,' Technical Report, WUC5-01-10, Department of Computer Science, Washington University, July, 2001
3 Axel Jantsch, 'Networks on Chip', ESD Laboratory, Royal Institute of Technology, Sweden, http://www.imit.kth.sejinfo/FOFU
4 Tsai Chi Huang, 'UDP/TCPlIP Packet Processing Using a Superscalar Microprocessor', Ph.D Thesis, Georgia Institute of Technology, December, 2000
5 W. Doeringer, and D. Dykeman, etc. 'A Survey of Light Weight Transport Protocols for High-Speed Networks,' IEEE Trans. on Communications, vol. 38, no.11, pp.2025-2039, Nov., 1990   DOI   ScienceOn
6 R. Braden, 'Computing the Internet Checksum', rfc1071, 1988
7 L. Roberts, 'Internet Still Growing Dramatically Says Internet Founder' http://www. caspiannetworks.com/press/release./08.15.01.shtmI, Aug, 2001
8 Paul Chow, The MIPS-X RISC Microprocessor, Kluwer Academic Publisher, 1989
9 D. Clack and V. Jacobson, 'An Analysis of TCP Processing Overhead,' IEEE Communications Magazine, vol. 27, no.6, pp.23-29, June, 1989   DOI   ScienceOn
10 진교홍, 고속 실시간 통신을 위한 TCP/IP 프로토콜의하드웨어 설계 및 구현, 부산대학교 컴퓨터 공학과 공학박사 논문 1997. 8
11 Marc Necker, Didier Contis, and David Schimmel, 'TCP-Stream Reassembly and State Tracking in Hardware', Proc. of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM'02), pp.1-2, 2002