• Proceedings of the Computational Structural Engineering Institute Conference
• /
• 2005.04a
• /
• pp.375-382
• /
• 2005

In this paper, a practical control method of wind-induced vibration of high-rise buildings is presented in the form of resizing algorithm. In the structural design process for high-rise buildings, the lateral load resisting system for the building is more often determined by serviceability design criteria including wind-induced vibration level. Even though many drift method have been developed in various forms, no practical design method for wind induced vibration has been developed so far. Structural engineers rely upon heuristic or experience in designing wind induced vibration. The performance of the proposed method is evaluated by comparing wind-induced vibration levels estimated both from approximate techniques and wind tunnel test.

• Proceedings of the Korean Society for Noise and Vibration Engineering Conference
• /
• 2001.05a
• /
• pp.855-860
• /
• 2001

In this study, the improvement work to reduce the steering wheel vibration of a forklift truck is performed. The forklift truck newly developed possesses a trans-axle type power train to achieve a compact and low-price design. The forklift truck is directly subjected to a high-level engine vibration through hard mounted trans-axle housing. The engine vibration shakes the whole system of the forklift truck, and then a high level local vibration of steering wheel could not be avoided. As the results, the vibration source and path mechanisms are experimentally identified and then an improvement design is proposed to minimize the steering wheel vibration.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.23 no.3
• /
• pp.327-339
• /
• 1986

In this paper, a hardware compiler for symbolic description language(SDL) is proposed for logic design automation. Lexical analysis is performed for SDL which describes the behavioral characteristics of a digital system at the register transfer level by the proposed algorithm I. The algorithm I is proposed to get the expressions for the control unit and for the data transfer unit. In order to obtain the network description language(NDL) expressions equivalent to gate-level logic circuits, another algorithm, the the algorithm II, is proposed. Syntax analysis for the data formed by the algorithm I is also Performed using circuit elements such as D Flip-Flop, 2-input AND, OR, and NOT gates. This SDL hardware compiler is implemented in the programming language C(VAX-11/750(UNIX)), and its efficiency is shown by experiments with logic design examples.

• Nuclear Engineering and Technology
• /
• v.45 no.1
• /
• pp.29-40
• /
• 2013

Two different kinds of nuclear power plants produce a substantial amount of spent fuel annually in Korea. According to the current projection, it is expected that around 60,000 MtU of spent fuel will be produced from 36 PWR and APR reactors and 4 CANDU reactors by the end of 2089. In 2006, KAERI proposed a conceptual design of a geological disposal system (called KRS, Korean Reference disposal System for spent fuel) for PWR and CANDU spent fuel, as a product of a 4-year research project from 2003 to 2006. The major result of the research was that it was feasible to construct a direct disposal system for 20,000 MtU of PWR spent fuels and 16,000 MtU of CANDU spent fuel in the Korean peninsula. Recently, KAERI and MEST launched a project to develop an advanced fuel cycle based on the pyroprocessing of PWR spent fuel to reduce the amount of HLW and reuse the valuable fissile material in PWR spent fuel. Thus, KAERI has developed a geological disposal system for high-level waste from the pyroprocessing of PWR spent fuel since 2007. However, since no decision was made for the CANDU spent fuel, KAERI improved the disposal density of KRS by introducing several improved concepts for the disposal canister. In this paper, the geological disposal systems developed so far are briefly outlined. The amount and characteristics of spent fuel and HLW, 4 kinds of disposal canisters, the characteristics of a buffer with domestic Ca-bentonite, and the results of a thermal design of deposition holes and disposal tunnels are described. The different disposal systems are compared in terms of their disposal density.

• Journal of Korean Institute of Industrial Engineers
• /
• v.42 no.6
• /
• pp.370-376
• /
• 2016

Manufacturing data analysis and its applications are getting a huge popularity in various industries. In spite of the fast advancement in the big data analysis technology, however, the manufacturing quality data monitored from the automated inspection system sometimes is not reliable enough due to the complex patterns of product quality. In this study, thus, we aim to define the level of trusty of an automated quality inspection system and improve the reliability of the quality inspection data. By correlation analysis and feature selection, this paper presents a method of improving the inspection accuracy and efficiency in an SVM-based automatic product quality inspection system using thermal image data in an auto part manufacturing case. The proposed method is implemented in the sealer dispensing process of the automobile manufacturing and verified by the analysis of the optimal feature selection from the quality analysis results.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2013.05a
• /
• pp.656-658
• /
• 2013

Due to increasing demand of new technology, the complexity of hardware and software consisting embedded systems is rapidly growing. Consequently, it is getting hard to design complex devices only with traditional methodology. In this contribution, I introduce a new approach of designing complex hardware with SystemVerilog. I adopted the idea of object oriented implementation of the SystemVerilog to the design of an elliptic curve crypto-engine server farm. I successfully implemented the whole system including the test bench in one integrated environment, otherwise in the traditional way it would have cost Verilog simulation and C/SystemC verification which means much more time and effort.

• Journal of the Korea Society of Computer and Information
• /
• v.21 no.1
• /
• pp.191-198
• /
• 2016

This paper aims to present how to design and implement a multimedia tutorial system for the self-learning French language using Director with additional tools. To implement a multimedia tutorial system we need to design several steps. First, we should choose the level of the users and design tutorial. Second, we should prepare all materials such as sounds, graphics, text and video. Finally, we should implement the selected elements and control the educational software. Due to the nature of the paper, it must emphasize French basic conversation to make environment that be used in each scene and the scene of the context dialog. In view of the fact that the fitness of each content utilization field of multimedia authoring tool is high, it is possible as part of the system sizing process of the manufacturing process, to impart its meaning. This learning-contents are composed of 10 units each situation, and we anticipate there are the several effects of this system on basic French students. This system helps lecturer get French students interested in lessons, and enables learner to learn French of the role of iterative practice by linking image and sound. Also this system helps learners to prepare and review French studying after a lesson and allows leaners to maximize their efficiency. The future of this work is to implement this system on the app.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2014.05a
• /
• pp.768-770
• /
• 2014

Due to increasing demand of new technology, the complexity of hardware and software consisting embedded systems is rapidly growing. Consequently, it is getting hard to design complex devices only with traditional methodology. In this contribution, I introduce a new approach of designing complex hardware with SystemVerilog. I adopted the idea of object oriented implementation of the SystemVerilog to the design of multiplication server farms. I successfully implemented the whole system including the test bench in one integrated environment, otherwise in the traditional way it would have cost Verilog simulation and C/SystemC verification which means much more time and effort.

• Journal of the Korean Society for Precision Engineering
• /
• v.31 no.8
• /
• pp.705-713
• /
• 2014

In this paper, we propose a novel velocity ripple controller using phase compensation feedforward control. Velocity ripples result in many kinds of performance degradations in manufacturing machines, especially such as ultra-precision roll lathes. The generation of velocity ripple in constant velocity control comes from various causes, such as electrical torque ripples, mechanical worn out, inconsistent mass center, etc. Conventional researches about ripple is mainly for reducing torque ripple in actuator level, which is only one of reasons for velocity ripples, so in this study, we focus on eliminating velocity ripples in upper level controller using phase compensation feedforward controller. The proposed algorithm is composed of several modules, such as ripple extractor, phase adjuster and phase follower etc. The suggested algorithm can be easily extended, and it shows a superior performance in the experiments of ultra-precision roll lathes.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.11 no.2
• /
• pp.135-141
• /
• 2006

In this paper, LC output filters are designed to reduce output harmonics and harmonic analysis are peformed. Generally, multilevel inverters are used in high power application and operates with low switching frequency, which, in turn, generates large output harmonics. Output filters we used to reduce output harmonics. The design approach to reduce output harmonics of the 31eve1 multilevel inverter is discussed and DSP(TMS320C31) is used for the digital control of the system. The design example is given. The designed system is verified by simulation and experiment.