• Title/Summary/Keyword: Synchronization Acquisition

Search Result 128, Processing Time 0.028 seconds

A New Efficient Acpuisition Method and Its Implementation using the Phase Offset of Binary Code (이원부호 위상 오프셋를 이용한 새로운 방식의 동기 획득 시스템 구현)

  • 김동희;한영열
    • Proceedings of the IEEK Conference
    • /
    • 1998.06a
    • /
    • pp.11-14
    • /
    • 1998
  • This paper introuces a new efficient method of synchronization acquisition which is the most important element in DS-CDMA system using the phase offset of binary code. This approach uses the binary code function which can easily estimate the phase offset from the received spreading waveforms which respect to the receiver-stored replica of the spreading code. This paper proposes the initial acquisition model with repeat error control device that is good for perfomance. The hardware is implemented by TMS320c30

  • PDF

Implementation of Power Line Modem Using a Direct Sequence Spread Spectrum Technique (직접대역확산 기법을 적용한 전력선 모뎀의 구현)

  • 송문규;김대우;사공석진;차균현
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.18 no.2
    • /
    • pp.218-230
    • /
    • 1993
  • A power line modem(PLM) which transfers data safely through power lines in houses or small offices is considered. When a power line is used for communications, transmitted signals could be affected by the channel characteristics such as frequency-selective fading, interference, and time-varying attenuation. In order to overcome these impairments, a direct sequence(DS) technique which is well known as an effective instrument against a variety of interferences and hostile channel properties is employed. Using a DS technique, however, requires more circuits such as PN code generator circuits, code modification circuits, and complicated synchronization circuits, and it also results in substantial acquisition delay. In this paper, some of these circuits are implemented via software programmed in the system controller, and the complicated synchronization circuits are replaced by simple circuits utilizing a 60 Hz power signal for synchronization. The synchronization ciruits used in this paper virtually eliminate the substantial acquisition delay, and is also designed to free influence of 60 Hz zero crossing jitters which reside in a power signal. As a result, a PLM using a DS technique is realized in the form of wall-socket plug, and the PLM hardware would be very much simplified.

  • PDF

Performance Analysis of Frame Synchronization and Structure Detection Utilizing Multiple Frames of the DVB-S2 Satellite Broadcasting System (다수개 프레임을 활용한 DVB-S2 위성방송 시스템의 프레임 동기 및 구조 검출 성능 분석)

  • Kim, Sang-Tae;Kang, Seok-Heon;Sung, Won-Jin
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.33 no.2A
    • /
    • pp.139-147
    • /
    • 2008
  • DVB-S2 (Digital Video Broadcasting-Satellite, Version 2) system transmits frames which adapt their structures based on the channel conditions, thus requiring simultaneous detection of the start of the Same (SoF) and the frame structure at the initial acquisition stage of the receiver. Also, a very low value of the minimum operating signal-to-noise ratio (SNR) for the acquisition necessitates a method utilizing multiple received frames to meet the required performance. In this paper, performance of joint time synchronization and frame structure detection methods using multiple DVB-S2 frames is evaluated by deriving the detection error probability. In particular, we evaluate the performance and complexity variations when the soft- and hard-decision values of the signal correlation output are used, present the synchronization parameters to optimize the performance, and verify the analysis results via computer simulations.

High Order Template Scheme for Rapid Acquisition in the UWB Communication System (고차 모델을 사용한 광대역 통신 시스템의 새로운 고속 동기화 기법)

  • Baasantseren, Gansuren;Lin, Xiaoju;Lee, Hae-Kee;Kim, Sung-Soo
    • The Transactions of the Korean Institute of Electrical Engineers P
    • /
    • v.59 no.1
    • /
    • pp.47-52
    • /
    • 2010
  • The low power of ultra-wideband (UWB) signal makes the acquisition of UWB signal be a more challenging task. In this paper, we propose the method of high order template signal technique that reduces the synchronization time. Experimental results are presented to show the improvements of performance in the mean acquisition time (MAT) and the probability of detection. The performance compared with the serial search, the truly random search and the random permutation search. It is shown that over typical UWB multipath channels, a random permutation search scheme may yield lower MAT than serial search.

Performance Analysis of PN Code Acquisition with Antenna Diversity (안테나 다이버시티를 이용한 PN 코드 획득 성능 분석)

  • Seo, Sung Il
    • Journal of Satellite, Information and Communications
    • /
    • v.12 no.1
    • /
    • pp.120-124
    • /
    • 2017
  • In this paper, effect of antenna diversity on pseudorandom noise (PN) code acquisition performance is analyzed and simulated for a direct sequence/code division multiple access (DS/CDMA) overlay system where a CDMA user and a narrowband user coexist in the same frequency band. From the simulation results, it is shown that the antenna diversity is very effective in improving the PN acquisition performance. The results of this paper can be applied to design of synchronization scheme for a DS/CDMA overlay environment.

Initial Timing Acquisition for Binary Phase-Shift Keying Direct Sequence Ultra-wideband Transmission

  • Kang, Kyu-Min;Choi, Sang-Sung
    • ETRI Journal
    • /
    • v.30 no.4
    • /
    • pp.495-505
    • /
    • 2008
  • This paper presents a parallel processing searcher structure for the initial synchronization of a direct sequence ultra-wideband (DS-UWB) system, which is suitable for the digital implementation of baseband functionalities with a 1.32 Gsample/s chip rate analog-to-digital converter. An initial timing acquisition algorithm and a data demodulation method are also studied. The proposed searcher effectively acquires initial symbol and frame timing during the preamble transmission period. A hardware efficient receiver structure using 24 parallel digital correlators for binary phase-shift keying DS-UWB transmission is presented. The proposed correlator structure operating at 55 MHz is shared for correlation operations in a searcher, a channel estimator, and the demodulator of a RAKE receiver. We also present a pseudo-random noise sequence generated with a primitive polynomial, $1+x^2+x^5$, for packet detection, automatic gain control, and initial timing acquisition. Simulation results show that the performance of the proposed parallel processing searcher employing the presented pseudo-random noise sequence outperforms that employing a preamble sequence in the IEEE 802.15.3a DS-UWB proposal.

  • PDF

Synchronization of ALE signal for HF communication systems (HF통신 시스템을 위한 ALE 신호의 동기)

  • 오상균
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.21 no.7
    • /
    • pp.1833-1841
    • /
    • 1996
  • Recently, by emerging of the ALE techniques that make it possible to providereliable communications link automatically, high frequency communiation is newly used as emergency communication and back-up for satellite communications. ALE signal is transmitted in burst, and the received signal is subject to distortions by detrimental multipath fading channels. In the case of that channel, the performance of ALE system is highly dependent upon that of synchronization techniques. In this paper, M-ary FSK signals are detected by a bank of bandpass filter, which is implemented using recusive DFT(Discrete Fourier Transform). Also an acquisition and trancking algorithm are designed uisng parallel structure and early-late-gate methods respectively. Finally, we verify the performance ofthe proposed synchronization algorithm by the computer simulation.

  • PDF

Adaptive Synchronization Method of Frequency Hopping Communications (주파수도약 통신의 적응동기 방법)

  • 한성우;김용선;박대철;전병민
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.2 no.3
    • /
    • pp.39-44
    • /
    • 2001
  • In frequency hopping spread spectrum(FHSS) communication systems, exact frequency synchronization is required due to the random hopping of carrier frequencies between transmitter and receiver even under harsh channel conditions. For synchronization of FHSS communications, multi-frequency hopping synchronization(MFHS) method has been used in which a small set of frequencies are repeatedly sent several times for long duration. But this long duration resulted in being easily detected by the unauthorized users as well as long duration of acquisition time. In this paper, motivated by these problems, an adaptive synchronization method(ASM) is proposed. ASM is technics to reduce the synchronization time where the number of synchronization frequencies and repetition numbers is adaptively changed (increased or decreased) according to the channel conditions. The performance analysis showed that the time duration of synchronization was reduced to 0.2sec, and the influence of jamming or interference was decreased to 46% in ASM.

  • PDF

Design and Implementation of Seismic Data Acquisition System using MEMS Accelerometer (MEMS형 가속도 센서를 이용한 지진 데이터 취득 시스템의 설계 및 구현)

  • Choi, Hun;Bae, Hyeon-Deok
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.61 no.6
    • /
    • pp.851-858
    • /
    • 2012
  • In this paper, we design a seismic data acquisition system(SDAS) and implement it. This system is essential for development of a noble local earthquake disaster preventing system in population center. In the system, we choose a proper MEMS-type triaxial accelerometer as a sensor, and FPGA and ARM processor are used for implementing the system. In the SDAS, each module is realized by Verilog HDL and C Language. We carry out the ModelSim simulation to verify the performances of important modules. The simulation results show that the FPGA-based data acquisition module can guarantee an accurate time-synchronization for the measured data from each axis sensor. Moreover, the FPGA-ARM based embedded technology in system hardware design can reduce the system cost by the integration of data logger, communication sever, and facility control system. To evaluate the data acquisition performance of the SDAS, we perform experiments for real seismic signals with the exciter. Performances comparison between the acquired data of the SDAS and the reference sensor shows that the data acquisition performance of the SDAS is valid.

Precise Time-Synchronization for Separate systems (서로 분리된 시스템의 정밀한 시간동기화)

  • Lee, S.H.
    • Journal of rehabilitation welfare engineering & assistive technology
    • /
    • v.5 no.1
    • /
    • pp.111-115
    • /
    • 2011
  • In this paper, we present a novel time-synchronization method for distributed systems to measure the body motion. The distributed system scheme is considered because human data acquisition systems tend to have a centralized controller with sensors connected with a long range of electric wires running through the subject's body, which results in inconvenience. Utilizing simple key switches and digital input ports for reading the key, the proposed method requires a very simple hardware structure, which means less power consumption compared with the well-known ubiquitous sensor network. After measuring the motion data as well as the synchronization pulses, the proposed method compensates, in offline, the difference of the sampling instance between the two systems by scaling the time difference. The paper presents experimental results to show the validity of the proposed method.