• Title/Summary/Keyword: Switching Modulation

Search Result 724, Processing Time 0.03 seconds

Output Noise Reduction Technique Based on Frequency Hopping in a DC-DC Converter for BLE Applications

  • Park, Ju-Hyun;Kim, Sung Jin;Lee, Joo Young;Park, Sang Hyeon;Lee, Ju Ri;Kim, Sang Yun;Kim, Hong Jin;Lee, Kang-Yoon
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.4 no.5
    • /
    • pp.371-378
    • /
    • 2015
  • In this paper, a different type of pulse width modulation (PWM) control scheme for a buck converter is introduced. The proposed buck converter uses PWM with frequency hopping and a low quiescent.current low dropout (LDO) voltage regulator with a power supply rejection ratio enhancer to reduce high spurs, harmonics and output voltage ripples. The low quiescent.current LDO voltage regulator is not described in this paper. A three-bit binary-to-thermometer decoder scheme and voltage ripple controller (VRC) is implemented to achieve low voltage ripple less than 3mV to increase the efficiency of the buck converter. An internal clock that is synchronized to the internal switching frequency is used to set the hopping rate. A center frequency of 2.5MHz was chosen because of the bluetooth low energy (BLE) application. This proposed DC-DC buck converter is available for low-current noise-sensitive loads such as BLE and radio frequency loads in portable communications devices. Thus, a high-efficiency and low-voltage ripple is required. This results in a less than 2% drop in the regulator's efficiency, and a less than 3mV voltage ripple, with -26 dBm peak spur reduction operating in the buck converter.

A design of radiation hardened common signal processing module for sensors in NPP (내방사선 원전센서 공통 신호처리 모듈 설계)

  • Lee, Nam-ho;Hwang, Young-gwan;Kim, Jong-yeol;Lee, Seung-min
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.19 no.6
    • /
    • pp.1405-1410
    • /
    • 2015
  • In this study we designed the radiation-hardened sensor signal processing modules that can be commonly used for a variety of sensors during normal operation and even in high-radiation environments caused by an accident. First development module was designed to receive the change of the R and C value from the sensors and to process the signal as a PWM modulation scheme. This module was assessed to have ± 10% error to the Full-Scale in the radiation test in the range of 12 kGy TID. The main cause of the error was analyzed as the annealing of the common circuit in the switching element and the consequent increase in the duty ratio of the pulse width modulation circuit according to the radiation dose increasement. The redesigned module for higher radiation resistivity with Stub transistor circuit was found to have less than 5% error to the Full-scale from the radiation test results for 20.7 kGy TID range.

The Design of Acoustic Resonance Free and Dimmable Electronic Ballast for 1kW MHL (음향 공명 제거 및 조광 제어가 가능한 1kW 메탈 핼라이드 램프용 전자식 안정기 설계)

  • Lee, Bong-Jin;Park, Chong-Yun;Kim, Ki-Nam
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.57 no.10
    • /
    • pp.1782-1789
    • /
    • 2008
  • This paper presents the design of acoustic resonance(AR) free and dimmable electronic ballast for 1kW Metal-Halide Lamp(MHL). The proposed Ballast consists of a Full-Bridge(FB) rectifier, a passive power factor correction(PFC) circuit, a full-bridge inverter, an ignitor using LC resonance and a control circuit for frequency modulation and dimming control. Whereas a passive PFC provides advantages in terms of high reliability and low cost for constructing the circuit, it is difficult to supply a stable voltage because of the output voltage ripple that occurs with a period of 120Hz. Although the ballast can be designed with a small size and a light weight if it is driven at a switching frequency between 1 and 100 kHz, AR will occur if the eigenvalue frequency of the lamp coincides with the inverter's operation frequency. The operation frequency was modulated in real time according to the output voltage ripple to compensate for the variation in power supplied to the lamp and eliminate AR. For dimming, the method, which modulated drive frequency of FB inverter using the control of DC level by microprocessor, was used. The Dimming ranged at least from 600W to 1kw as rated power of the lamp with 4 stages. Performance of the proposed technique was validated through numerical analysis, computer simulation using Pspice and by applying it to an electronic ballast for a prototype 1kW MHL.

High Efficiency Resonant Asymmetrical Half-Bridge Flyback Converter (고효율 공진형 비대칭 하프브리지 플라이백컨버터)

  • Jeong, Gang-Youl;Yoo, Doo-Hee
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.24 no.4
    • /
    • pp.81-94
    • /
    • 2010
  • This paper presents a high efficiency resonant asymmetrical half-bridge flyback converter. The primary half-bridge circuit of the converter operates by a soft-switching type using the asymmetrical pulse-width modulation (PWM) method with the resonant capacitance and transformer leakage inductance. The secondary flyback circuit of the proposed converter utilizes a synchronous rectifier, which operates by a new voltage-driven method with a simple drive circuit. Thus the proposed converter improves the total efficiency. This paper explains the operational principle of the proposed converter by each mode and shows the converter design consideration and a design example for the prototype converter, respectively. After that, the proposed simple driving technique of the synchronous rectifier by a voltage-driven method is explained, briefly. The designed prototype converter has wide input voltage (AC $V_{in,rms}$=75~265[V]), 5[V] DC output voltage, and 100[W] output power. To verify the excellent performance of the proposed converter, the designed prototype is implemented and experimented. The good performance of the proposed converter is shown through the experimental results.

All-optical Data Extraction Based on Optical Logic Gates (반도체 광 증폭기를 이용한 전광 데이터 추출)

  • Lee, Ji Sok;Jung, Mi;Lee, Hyuk Jae;Lee, Taek Jin;Jhon, Young Min;Lee, Seok;Woo, Deok Ha;Lee, Ju Han;Kim, Jae Hun
    • Korean Journal of Optics and Photonics
    • /
    • v.23 no.4
    • /
    • pp.143-146
    • /
    • 2012
  • All-optical data extraction, one of the key technologies for all-optical computing and optical communication to perform add-drop, packet switching, and data reset, etc., is experimentally demonstrated by using cross-gain modulation (XGM) of semiconductor optical amplifiers (SOAs). Also, all-optical data extraction based on numerical simulation is performed by using the VPI simulation tool. In this paper, the suggested optical system based on SOAs shows the potential for high speed, and highly integrable and low power optical data computing.

Design of Transmitter for UWB Chaotic-OOK Communications (UWB Chaotic-OOK 통신을 위한 송신기 설계)

  • Jeong, Moo-Il;Kong, Hyo-Jin;Lee, Chang-Suk
    • The Journal of Korean Institute of Electromagnetic Engineering and Science
    • /
    • v.19 no.3
    • /
    • pp.384-390
    • /
    • 2008
  • Chaotic OOK modulation method can be used in LDR(Low Data Rate) UWB systems. In this paper, UWB chaotic-OOK transmitter system is designed and verified using TSMC 0.18 um CMOS process. A transmitter system is composed of Quasi-chaotic signal generator, OOK Modulator, and driving amplifier. The traditional chaotic signal generators using analog feedback method is weak to process variation. In order to solve this problem, a quasi-chaotic signal generator using digital feedback technique is get wide band signal and OOK Modulator using T-type switching structure is used to enhance the isolation characteristic. A driving amplifier has differential to single structure to avoid an external balun for low cost communication. The measured output power spectrum of the transmitter meet the FCC regulation and the result of the modulation test at data rate of 20 Kbps, 200 Kbps, 2 Mbps, and 10 Mbps is conformed to LDR UWB system. It is shown that the transmitter in this paper can be used for the UWB chaotic-OOK system.

A New DC Ripple-Voltage Suppression Scheme in Three Phase Buck Diode Rectifiers with Unity Power Factor (단위 역률을 갖는 3상 BUCK 다이오드 정류기에서의 새로운 DC 리플-전압 저감 기법)

  • Lee, Dong-Yun;Choy, Ick;Song, Joong-Ho;Choi, Ju-Yeop;Kim, Kwang-Bae;Hyun, Dong-Seok
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.5 no.2
    • /
    • pp.154-162
    • /
    • 2000
  • A technique to suppress the low frequency ripple voltage of the DC output ${\gamma}$oltage in three-phase buck d diode rectifiers is presented in this paper. The proposed pulse frequency modulation method is employed to r regulate the output voltage of the buck diode rectifiers and guarantee zero-current switching of the switch over the Vvide load range. The pulse frequency control method used in tIns paper shows generally good p performance such as low THD of the input line current and unity power factor. In addition, the pulse f freιluency method can be effectively used to suppress the low frequency voltage ripple appeared in the dc output voltage. The proposed technique illustrates its validity and effectiveness through the respective s simulations and experiments.

  • PDF

Common-mode Voltage Reduction of Three Level Four Leg PWM Converter (3레벨 4레그 PWM 컨버터의 커먼 모드 전압 저감)

  • Chee, Seung-Jun;Ko, Sanggi;Kim, Hyeon-Sik;Sul, Seung-Ki
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.19 no.6
    • /
    • pp.488-493
    • /
    • 2014
  • This paper presents a carrier-based pulse-width modulation(PWM) method for reducing the common-mode voltage of a three-level four-leg converter. The idea of the proposed PWM method is intuitive and easy to be implemented in digital signal processor-based converter control systems. On the basis of the analysis of space-vector PWM(SVPWM) and sinusoidal PWM(SPWM) switching patterns, the fourth leg pole voltage of the three-phase converter called "f leg pole voltage" is manipulated to reduce the common-mode voltage. To synthesize f leg pole voltage for the suppression of the common-mode voltage, positive and negative pole voltage references of f leg are calculated. An offset voltage is also deduced to prevent the distortion of a, b, and c phase voltages. The feasibility of the proposed PWM method is verified by simulation and experimental results. The common-mode voltage of the proposed PWM method in peak-to-peak value is 33% in comparison with that of the conventional SVPWM method. The transition number of the common-mode voltage is also reduced to 25%.

Characteristics comparison of food parallel type high frequency resonant inverter by driving signal control method (구동신호 제어기법에 의한 부하병렬형 고주파 인버터의 특성비교)

  • 이봉섭;원재선;김동희
    • Journal of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.17 no.1
    • /
    • pp.94-102
    • /
    • 2003
  • This paper describes the load parallel type full-bridge high frequency resonant inverter can be used as power source. Output control method of proposed circuit is compared with pulse frequency modulation(PFM), pulse width modulation(PWM) and pulse phase variation(Phase-Shift). The analysis of the proposed circuit is generally described by using the normalized parameters. The principle of basic operating and the its characteristics are estimated according to the parameters such as switching frequency(${\mu}$), pulse width($\theta$d) the variation of phase angle($\phi$) by three driving signal patterns. Experimental results are presented to verify the theoretical analysis result. In future, Characteristics by three driving signal control method is provided as useful data in case of output control of a power supply in various fields as induction heating application, DC-DC converter etc.

New High Performance and Low Cost Construction of Unified Power System for LCD TV Backlight Driver Circuitb (LCD TV를 위한 새로운 구조의 고성능 및 저가형 Backlight 구동 전원 통합 시스템)

  • Jang, Doo-Hee;Lee, Jae-Kwang;Roh, Chung-Wook;Hong, Sung-Soo;Kim, Jin-Wook;Lee, Hyo-Bum;Han, Sang-Kyoo
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.14 no.1
    • /
    • pp.23-30
    • /
    • 2009
  • A new high performance and low cost unified power system is proposed through investigating conventional Power-Integrated Drive(PID) system and Power-Separated Drive(PSD) system applied to LCD TV. Since the proposed system consists of two stage, namely power and inverter stage it features high efficiency and cost effectiveness. To satisfy the safety standard of the High voltage transformer, 1:1 transformer is employed between inverter and high voltage transformer. Moreover, to ensure the Zero Voltage Switching(ZVS) of all power switches and the Pulse Count Modulation(PCM) method is employed, which controls the number of pulse at the fixed frequency and fixed duty cycle. Therefore, it features high efficiency, improved heat generation, cost effectiveness and good EMI performance including no additional current balancing coil. To confirm the validity of proposed system, comparison of conventional system, verification of experimental results are presented.