Browse > Article
http://dx.doi.org/10.5515/KJKIEES.2008.19.3.384

Design of Transmitter for UWB Chaotic-OOK Communications  

Jeong, Moo-Il (Department of Radio Science & Engineering, Hanbat University)
Kong, Hyo-Jin (Department of Radio Science & Engineering, Hanbat University)
Lee, Chang-Suk (Department of Radio Science & Engineering, Hanbat University)
Publication Information
The Journal of Korean Institute of Electromagnetic Engineering and Science / v.19, no.3, 2008 , pp. 384-390 More about this Journal
Abstract
Chaotic OOK modulation method can be used in LDR(Low Data Rate) UWB systems. In this paper, UWB chaotic-OOK transmitter system is designed and verified using TSMC 0.18 um CMOS process. A transmitter system is composed of Quasi-chaotic signal generator, OOK Modulator, and driving amplifier. The traditional chaotic signal generators using analog feedback method is weak to process variation. In order to solve this problem, a quasi-chaotic signal generator using digital feedback technique is get wide band signal and OOK Modulator using T-type switching structure is used to enhance the isolation characteristic. A driving amplifier has differential to single structure to avoid an external balun for low cost communication. The measured output power spectrum of the transmitter meet the FCC regulation and the result of the modulation test at data rate of 20 Kbps, 200 Kbps, 2 Mbps, and 10 Mbps is conformed to LDR UWB system. It is shown that the transmitter in this paper can be used for the UWB chaotic-OOK system.
Keywords
LDR; UWB; OOK; Chaotic; PN-Sequence; VCO; CML; TSPC;
Citations & Related Records
연도 인용수 순위
  • Reference
1 A. Batra et al., 'Multi-band OFDM physical layer proposal', IEEE 802.15. Task Grorp 3a, Jul. 2003
2 Eng-Ting Hsu, Chung-Yu Chiang, and Ting-Yueh Chih, 'Design of low power with low phase noise of VCO by CMOS process', in Proc. APMC. 2005, vol. 2, p. 4, Dec. 2005
3 Sangho Shin, Kwyro Lee, and Sung-Mo Kang, '3.48 mW 2.4 GHz range frequency synthesizer architecture with two-point channel control for fast settling performance', in Proc. IEEE International SOC Conference, pp. 1-6, Sep. 2005
4 R. Chandrasekaran, Lian Yong, and Rana Ram Singh, 'A high-speed low-power D flip-flop', ASIC, 2005. ASICON 2005. 6th International Conference On, vol. 1,  24-27, pp. 82-85, Oct. 2005