• 제목/요약/키워드: SoC platform

Search Result 229, Processing Time 0.031 seconds

A Deadlock Free Router Design for Network-on-Chip Architecture (NOC 구조용 교착상태 없는 라우터 설계)

  • Agarwal, Ankur;Mustafa, Mehmet;Shiuku, Ravi;Pandya, A.S.;Lho, Young-Ugh
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.11 no.4
    • /
    • pp.696-706
    • /
    • 2007
  • Multiprocessor system on chip (MPSoC) platform has set a new innovative trend for the System on Chip (SoC) design. With the rapidly approaching billion transistors era, some of the main problem in deep sub-micron technologies characterized by gate lengths in the range of 60-90 nm will arise from non scalable wire delays, errors in signal integrity and un-synchronized communication. These problems may be addressed by the use of Network on Chip (NOC) architecture for future SoC. Most future SoCs will use network architecture and a packet based communication protocol for on chip communication. This paper presents an adaptive wormhole routing with proactive turn prohibition to guarantee deadlock free on chip communication for NOC architecture. It shows a simple muting architecture with five full-duplex, flit-wide communication channels. We provide simulation results for message latency and compare results with those of dimension ordered techniques operating at the same link rates.

XML Digital signature System based on Mobile Environment (모바일 환경에서의 XML 문서 디지털 서명 시스템)

  • Hao, Ri-Ming;Hong, Xian-Yu;Lee, Seong-Hyun;Lee, Jae-Seung;Jung, Hoe-Kyung
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2007.10a
    • /
    • pp.701-704
    • /
    • 2007
  • Recently, More and more consumer enjoy the finance service such as settling, account transferring, stocks investment, and so via mobile device. In the mobile environment, data transferring between the devices is formatted as XML. However, the common XML file is exposed to the attack such as hacking and malignity code, to satisfy security of mobile environment is very difficult. The problem is more seriously at the open platform such as WIPI that is developed by our country. So there is enough reason to propose one system to protect the import data. In this paper, we development the system to digital signature and signature the XML document in order to protect data, and the system is observing the recommendation of the XML Signature Syntax and Processing by W3C. When designing and composition the system, we use the digital signature algorithm RSA, DSA, KCDSA, and HMAC, etc. we test the system at the open WIPI platform.

  • PDF

FPGA-Based Hardware Accelerator for Feature Extraction in Automatic Speech Recognition

  • Choo, Chang;Chang, Young-Uk;Moon, Il-Young
    • Journal of information and communication convergence engineering
    • /
    • v.13 no.3
    • /
    • pp.145-151
    • /
    • 2015
  • We describe in this paper a hardware-based improvement scheme of a real-time automatic speech recognition (ASR) system with respect to speed by designing a parallel feature extraction algorithm on a Field-Programmable Gate Array (FPGA). A computationally intensive block in the algorithm is identified implemented in hardware logic on the FPGA. One such block is mel-frequency cepstrum coefficient (MFCC) algorithm used for feature extraction process. We demonstrate that the FPGA platform may perform efficient feature extraction computation in the speech recognition system as compared to the generalpurpose CPU including the ARM processor. The Xilinx Zynq-7000 System on Chip (SoC) platform is used for the MFCC implementation. From this implementation described in this paper, we confirmed that the FPGA platform is approximately 500× faster than a sequential CPU implementation and 60× faster than a sequential ARM implementation. We thus verified that a parallelized and optimized MFCC architecture on the FPGA platform may significantly improve the execution time of an ASR system, compared to the CPU and ARM platforms.

Real-Time Forward Kinematics of the 6-6 Stewart Platform with One Extra Linear Sensor (한 개의 선형 여유센서를 갖는 스튜어트 플랫폼의 실시간 순기구학)

  • Sim, Jae-Gyeong;Lee, Tae-Yeong
    • Transactions of the Korean Society of Mechanical Engineers A
    • /
    • v.25 no.9
    • /
    • pp.1384-1390
    • /
    • 2001
  • This paper deals with the forward kinematics of the 6-6 Stewart platform of planar base and moving platform using one extra linear sensor. Based on algebraic elimination method, it first derives an 8th-degree univariate equation and then finds tentative solution sets out of which the actual solution is to be selected. In order to provide more exact solution despite the error between measured sensor value and the theoretic alone, a correction method is also used in this paper. The overall procedure requires so little computation time that it can be efficiently used for real-time applications. In addition, unlike the iterative scheme e.g. Newton-Raphson, the algorithm does not require initial estimates of solution and is free of the problems that it does not converge to actual solution within limited time. The presented method has been implemented in C language and a numerical example is given to confirm the effectiveness and accuracy of the developed algorithm.

The Unified UE Baseband Modem Hardware Platform Architecture for 3GPP Specifications

  • Kwon, Hyun-Il;Kim, Kyung-Ho;Lee, Chung-Yong
    • Journal of Communications and Networks
    • /
    • v.13 no.1
    • /
    • pp.70-76
    • /
    • 2011
  • This paper presents the unified user equipment (UE) baseband modulation and demodulation (modem) hardware platform architecture to support multiple radio access technologies. In particular, this platform selectively supports two systems; one is HEDGE system, which is the combination of third generation partnership project (3GPP) Release 7 high speed packet access evolution (HSPA+) and global system for mobile communication (GSM)/general packet radio service (GPRS)/enhanced data rates for GSM evolution (EDGE), while the other is LEDGE system, which is the combination of 3GPP Release 8 long term evolution (LTE) and GSM/GPRS/EDGE. This is done by applying the flexible pin multiplexing scheme to a hardwired pin mapping process. On the other hand, to provide stable connection, high portability, and high debugging ability, the stacking structure is employed. Here, a layered board architecture grouped by functional classifications is applied instead of the conventional one flatten board. Based on this proposed configuration, we provide a framework for the verification step in wireless cellular communications. Also, modem function/scenario test and inter-operability test with various base station equipments are verified by system requirements and scenarios.

Design and Implementation of On-Chip Network Architecture for Improving Latency Efficiency (지연시간 효율 개선을 위한 On-Chip Network 구조 설계 및 구현)

  • Jo, Seong-Min;Cho, Han-Wook;Ha, Jin-Seok;Song, Yong-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.11
    • /
    • pp.56-65
    • /
    • 2009
  • As increasing the number of IPs integrated in a single chip and requiring high communication bandwidth on a chip, the trend of SoC communication architecture is changed from bus- or crossbar-based architecture to packet switched network architecture, NoC. However, highly complex control logics in routers require multiple cycles to switch packet. In this paper, we design low complex router to improve the communication latency. Our NoC design is verified by simulation platform modeled by ESL tool, SoC Designer. We also evaluate our NoC design comparing to the previous NoC architecture based on VC router. Our results show that our NoC architecture has less communication latency, even small throughput degradation (about 1-2%).

Value Ecosystems of Web Services : Benefits and Costs of Web as a Prosuming Service Platform (Web1.0과 프로슈밍기반 Web2.0 서비스 가치생태계 비교)

  • Kim, Do-Hoon
    • Journal of the Korean Operations Research and Management Science Society
    • /
    • v.36 no.4
    • /
    • pp.43-61
    • /
    • 2011
  • We first develop a value ecosystem framework to model the SDP(Service Delivery Process) of web services. Since the web service has been evolving from the basic web architecture (e.g., traditional world wide web) to a prosuming platform based on virtualization technologies, the proposed framework of the value ecosystem focuses on capturing the key characteristics of SDP in each type of web services. Even though they share the basic elements such as PP(Platform Provider), CA(Customization Agency) and user group, the SDP in the traditional web services (so-called Web1.0 in this paper) is quite different from the most recent one (so-called Web2.0). In our value ecosystem, users are uniformly distributed over (0, ${\Delta}$), where ${\Delta}$��represents the variety level of users' preference on the web service level. PP and CA provide a standard level of web service(s) and prosuming service package, respectively. CA in Web1.0 presents a standard customization package($s_a$) at flat rate c, whereas PP and CA collaborate and provide customization service with a usage-based scheme. We employ a multi-stage game model to analyze and compare the SDPs in Web1.0 and Web2.0. Our findings through analysis and numerical simulations are as follows. First, the user group is consecutively segmented, and the pattern of the segmentations varies across Web1.0 and Web2.0. The standardized service level s (from PP) is higher in Web1.0, whereas the amount of information created in the value ecosystem is bigger in Web2.0. This indicates the role of CA would be increasingly critical in Web2.0: in particular, for fulfilling the needs of prosuming and service customization.

V2X Communication Technology Trends (V2X 통신 기술 동향)

  • Han-gyun Jung;Seong-keun Jin;Jae-min Kwak
    • Journal of Advanced Navigation Technology
    • /
    • v.27 no.6
    • /
    • pp.861-864
    • /
    • 2023
  • Recently, V2X (vehicle-to-everyting) communication has established itself as an essential technology for cooperative autonomous driving. V2X communication currently includes DSRC (dedicated short range communication) communication technology, which is a WLAN (wireless local area network) based communication technology, and C-V2X (cellular-V2X) communication technology, which is a Cellular-based communication technology. Since these two communication methods are not compatible with each other, various studies and experiments are being conducted to select one of the two communication methods. In the case of C-V2X communication, there are LTE-V2X (long term evolutionV2X) communication technology, which is an initial version, and 5G-V2X communication technology, which is a next-generation version. 5G-V2X communication technology has been completed only until standardization, so LTE-V2X communication technology is mainly used. In this paper, we introduce trends related to various issues in V2X communication, including communication method decisions.

Aeronautical Link Availability Analysis for the Multi-Platform Image & Intelligence Common Data Link (다중 플랫폼 영상정보용 공용 데이터링크의 링크 가용도 성능 분석)

  • Ryu, Young-Jae;Ryu, Jung-Hun;Pak, Ui-Young
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.37C no.10
    • /
    • pp.965-976
    • /
    • 2012
  • Multi-Platform Image and Intelligence Common data link(MPI-CDL) systems are designed to transmit the imaginary and signal intelligence data at an aeronautical to ground line of sight(LOS) link. This paper proposes a method to predict a link availability and analyzes the required link margin to satisfy a given link availability for MPI-CDL systems. To estimate a link availability the proposed method applies the conditional probability so that both a rain attenuation and a multipath fading are considered simultaneously. Link margins to meet the link availability for MPI-CDL systems are calculated according to an operating environment including frequencies, flight altitudes and transmission ranges. The required link margins for actual unmanned air vehicle systems are also given by simulation results.

An multiple energy harvester with an improved Energy Harvesting platform for Self-powered Wearable Device (웨어러블 서비스를 위한 다중 발전소자 기반 에너지 하베스터 플랫폼 구현)

  • Park, Hyun-Moon;Kim, Byung-Soo;Kim, Dong-Sun
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.13 no.1
    • /
    • pp.153-162
    • /
    • 2018
  • The importance of energy harvesting technique is increasing due to the elevated level of demand for sustainable power sources for wearable device applications. In this study, we developed an Energy Harvesting wearable Platform(EH-P) architecture which is used in the design of a multi-energy source based on TENG. The proposed switching circuit produces power with higher current at lower voltage from energy harvesting sources with lower current at higher voltage. This can powers microcontrollers for a short period of time by using PV and TENG complementarily placed under hard conditions for the sources such as indoors. As a result, the whole interface circuit is completely self-powered with this makes it possible to run of sensing on a Wearable device platform. It was possible to increase the wearable device life time by supplying more than 29% of the power consumption to wearable devices. The results presented in this paper show the potential of multi-energy harvesting platform for use in wearable harvesting applications, provide a means of choosing the energy harvesting source.