• Title/Summary/Keyword: SoC Platform

Search Result 228, Processing Time 0.045 seconds

A programmable Soc for Var ious Image Applications Based on Mobile Devices

  • Lee, Bongkyu
    • Journal of Korea Multimedia Society
    • /
    • v.17 no.3
    • /
    • pp.324-332
    • /
    • 2014
  • This paper presents a programmable System-On-a-chip for various embedded applications that need Neural Network computations. The system is fully implemented into Field-Programmable Gate Array (FPGA) based prototyping platform. The SoC consists of an embedded processor core and a reconfigurable hardware accelerator for neural computations. The performance of the SoC is evaluated using real image processing applications, such as optical character recognition (OCR) system.

NOC Architecture Design Methodology (NOC 구조 설계 방법론)

  • Agarwal Ankur;Pandya A. S.;Asaduzzaman Abu;Lho Young-Uhg
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.10 no.1
    • /
    • pp.57-64
    • /
    • 2006
  • Multiprocessor system on chip (MPSoC) platforms has set a new innovative trend for the SoC design. Quality of service parameters and performance matrix are leading to the adoption of new design methodology for SoC, which will incorporate highly scalable, reusable, predictable, cost and energy efficient platform not only for underlying communication backbone but also for the entire system architecture of NOC. Like the layered architecture for the communication backbone of NOC, we have proposed the entire system architecture for NOC to be a seven layered architecture in itself. Such a platform can separate the domain specific issues which will model concurrency along with the synchronization issues more effectively. For such a layered architecture, model of computation will provide a framework to that can model concurrency and synchronization issues which are natural for any application. Therefore it becomes extremely important to use a right computation model in a specific NOC region.

Design and Implementation of the GNEX C-to-Android Java Converter using a Source-Level Contents Translator (소스 레벨 콘텐츠 변환기를 이용한 GNEX C-to-Android Java 변환기의 설계 및 구현)

  • Son, Yun-Sik;Oh, Se-Man;Lee, Yang-Sun
    • Journal of Korea Multimedia Society
    • /
    • v.13 no.7
    • /
    • pp.1051-1061
    • /
    • 2010
  • Since Korean mobile communication companies each use different mobile platforms, developers must configure and translate their game contents to run under each of the platforms so that they can be serviced correctly. Nevertheless, such translation tasks require lengthy times and costs. This is one of the reasons why a variety of contents could not be provided. In order to mitigate such difficulty, this paper implemented an automatic mobile contents translating system that automatically translates mobile C game contents of the GNEX platform to mobile java contents of the Android platform as a smart platform using a source-level contents translator. The GNEX C-to-Android Java automatic contents translation system helps minimize the amount of time and cost required in servicing contents to different mobile communication companies by promptly translating a platform-specific-content to run under other platforms. Also, the automatic translation and servicing of existing contents increases the reusability of these contents and also the productivity of new contents thereby offering users with a more variety of games.

An SoC-based Context-Aware System Architecture (SoC 기반 상황인식 시스템 구조)

  • Sohn, Bong-Ki;Lee, Keon-Myong;Kim, Jong-Tae;Lee, Seung-Wook;Lee, Ji-Hyong;Jeon, Jae-Wook;Cho, Jun-Dong
    • Journal of the Korean Institute of Intelligent Systems
    • /
    • v.14 no.4
    • /
    • pp.512-516
    • /
    • 2004
  • Context-aware computing has been attracting the attention as an approach to alleviating the inconvenience in human-computer interaction. This paper proposes a context-aware system architecture to be implemented on an SoC(System-on-a-Chip). The proposed architecture supports sensor abstraction, notification mechanism for context changes, modular development, easy service composition using if-then rules, and flexible context-aware service implementation. It consists of the communication unit, the processing unit, the blackboard, and the rule-based system unit, where the first three components reside in the microprocessor part of the SoC and the rule-based system unit is implemented in hardware. For the proposed architecture, an SoC system has been designed and tested in an SoC development platform called SystemC and the feasibility of the behavoir modules for the microprocessor part has been evaluated by implementing software modules on the conventional computer platform. This SoC-based context-aware system architecture has been developed to apply to mobile intelligent robots which would assist old people at home in a context-aware manner.

Verification Platform with ARM- and DSP-Based Multiprocessor Architecture for DVB-T Baseband Receivers

  • Cho, Koon-Shik;Chang, June-Young;Cho, Han-Jin;Cho, Jun-Dong
    • ETRI Journal
    • /
    • v.30 no.1
    • /
    • pp.141-151
    • /
    • 2008
  • In this paper, we introduce a new verification platform with ARM- and DSP-based multiprocessor architecture. Its simple communication interface with a crossbar switch architecture is suitable for a heterogeneous multiprocessor platform. The platform is used to verify the function and performance of a DVB-T baseband receiver using hardware and software partitioning techniques with a seamless hardware/software co-verification tool. We present a dual-processor platform with an ARM926 and a Teak DSP, but it cannot satisfy the standard specification of EN 300 744 of DVB-T ETSI. Therefore, we propose a new multiprocessor strategy with an ARM926 and three Teak DSPs synchronized at 166 MHz to satisfy the required specification of DVB-T.

  • PDF

Unified Design Methodology and Verification Platform for Giga-scale System on Chip (기가 스케일 SoC를 위한 통합 설계 방법론 및 검증 플랫폼)

  • Kim, Jeong-Hun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.47 no.2
    • /
    • pp.106-114
    • /
    • 2010
  • We proposed an unified design methodology and verification platform for giga-scale System on Chip (SoC). According to the growth of VLSI integration, the existing RTL design methodology has a limitation of a production gap because a design complexity increases. A verification methodology need an evolution to overcome a verification gap. The proposed platform includes a high level synthesis, and we develop a power-aware verification platform for low power design and verification automation using it's results. We developed a verification automation and power-aware verification methodology based on control and data flow graph (CDFG) and an abstract level language and RTL. The verification platform includes self-checking and the coverage driven verification methodology. Especially, the number of the random vector decreases minimum 5.75 times with the constrained random vector algorithm which is developed for the power-aware verification. This platform can verify a low power design with a general logic simulator using a power and power cell modeling method. This unified design and verification platform allow automatically to verify, design and synthesis the giga-scale design from the system level to RTL level in the whole design flow.

An Implementation of ECC(Elliptic Curve Cryptographic)Processor with Bus-splitting method for Embedded SoC(System on a Chip) (임베디드 SoC를 위한 Bus-splitting 기법 적용 ECC 보안 프로세서의 구현)

  • Choi, Seon-Jun;Chang, Woo-Youg;Kim, Young-Chul
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.651-654
    • /
    • 2005
  • In this paper, we designed ECC(Elliptic Curve Cryptographic) Processor with Bus-splitting mothod for embedded SoC. ECC SIP is designed by VHDL RTL modeling, and implemented reusably through the procedure of logic synthesis, simulation and FPGA verification. To communicate with ARM9 core and SIP, we designed SIP bus functional model according to AMBA AHB specification. The design of ECC Processor for platform-based SoC is implemented using the design kit which is composed of many devices such as ARM9 RISC core, memory, UART, interrupt controller, FPGA and so on. We performed software design on the ARM9 core for SIP and peripherals control, memory address mapping and so on.

  • PDF

Design and Implementation of the GNEX C-to-WIPI Java Converter for Automatic Mobile Contents Translation (모바일 콘텐츠의 자동변환을 위한 GNEX C-to-WIPI Java 변환기의 설계 및 구현)

  • Lee, Yang-Sun;Ham, Hyung-Bum
    • Journal of Korea Multimedia Society
    • /
    • v.13 no.4
    • /
    • pp.609-617
    • /
    • 2010
  • Since Korean mobile communication companies each use different mobile platforms, developers must configure and translate their game contents to run under each of the platforms so that they can be serviced correctly. Nevertheless, such translation tasks require lengthy times and costs. This is one of the reasons why a variety of contents could not be provided. In order to mitigate such difficulty, this paper implemented an automatic mobile contents translating system that automatically translates mobile C game contents of the GNEX platform to mobile java contents of the WIPI platform. The GNEX C-to-WIPI Java automatic contents translation system helps minimize the amount of time and cost required in servicing contents to different mobile communication companies by promptly translating a platform-specific-content to run under other platforms. Also, the automatic translation and servicing of existing contents increases the reusability of these contents and also the productivity of new contents thereby offering users with a more variety of games.