• Title/Summary/Keyword: Silicon direct bonding

Search Result 73, Processing Time 0.02 seconds

Characteristic Analysis of The Vertical Trench Hall Sensor using SOI Structure (SOI 구조를 이용한 수직 Hall 센서에 대한 특성 연구)

  • 이지연;박병휘
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.9 no.4
    • /
    • pp.25-29
    • /
    • 2002
  • We have fabricated a vertical trench Hall device which is sensitive to the magnetic field parallel to the sensor surface. The vertical trench Hall device has been built on SOI wafer which is produced by silicon direct bonding technology using bulk micromachining, where buried $SiO_2$ layer and surround trench define active device volume. Sensitivity up to 150 V/AT has been measured.

  • PDF

The Fabrications of Vertical Trench Hall-Effect Device for Non-contact Angular Position Sensing Applications (비 접촉 각도 센서 응용을 위한 수직 Hall 소자의 제작)

  • Park, Byung-Hwee;Jung, Woo-Chul;Nam, Tae-Chul
    • Proceedings of the KIEE Conference
    • /
    • 2002.11a
    • /
    • pp.251-253
    • /
    • 2002
  • We have fabricated a novel Vertical Trench Hall-Effect Device sensitive to the magnetic field parallel to the sensor chip surface for non-contact angular position sensing applications. The Vertical Trench Hall-Effect Device is built on SOI wafer which is produced by silicon direct bonding technology using bulk micromachining, where buried $SiO_2$ layer and surround trench define active device volume. Sensitivity up to 150 V/AT is measured.

  • PDF

Direct Bonding of SiN/SiO Silicon wafer pairs (직접접합 질화규소/산화규소절연막 이종실리콘기판쌍의 제조)

  • 이상현;서태윤;송오성
    • Proceedings of the KAIS Fall Conference
    • /
    • 2001.11a
    • /
    • pp.169-172
    • /
    • 2001
  • 다층 MEMS구조의 기초기판쌍 소재로 쓰일 수 있는 Si∥SiO₂/Si₃N₄∥Si 기판쌍의 직접접합 가능성을 확인하기 위해서 2000Å-SiO₂와 500Å-Si₃N₄층을 가진 직경 10cm의 실리콘 기판을 각각 친수성 및 소수성 표면세척을 하고 청정분위기에서 경면끼리 가접을 실시하였다. 가접된 기판쌍을 통상의 박스형 전기로를 이용하여 400, 600, 800, 1000, 1200℃ 범위에서 2시간 동안 가열하여 접합을 완료하였다. 완성된 기판쌍을 적외선분석기를 이용하여 접합면적을 확인하였고, 면도칼 삽입법으로 접합계면에너지를 측정하였다. 실험온도 범위 내에서 Si∥SiO₂/Si₃N₄∥Si 기판쌍은 1000℃ 이상에서 접합계면에너지는 2,344mJ/㎡을 나타냈으며, 이는 기존의 Si/Si의 동종접합기판쌍과 동등한 수준의 접합강도로서 부가가치가 큰 새로운 조합의 기판쌍 제조가 가능하였다.

A Study on the Direct Synthesis of TaC by Cast-bonding (주조접합법에 의한 TaC 직접합성에 관한 연구)

  • Park, Heung-Il;Lee, Sung-Youl
    • Journal of Korea Foundry Society
    • /
    • v.17 no.4
    • /
    • pp.371-378
    • /
    • 1997
  • The study for direct synthesis of TaC carbide which was a reaction product of tantalum and carbon in the cast iron was performed. Cast iron which has hypo-eutectic composition was cast bonded in the metal mold with tantalum thin sheet of thickness of $100{\mu}m$. The contents of carbon and silicon of cast iron matrix was controlled to have constant carbon equivalent of 3.6. The chracteristics of microstructure and the formation mechanism of TaC carbide in the interfacial reaction layer in the cast iron/tantalum thin sheet heat treated isothermally at $950^{\circ}C$ for various time were examined. TaC carbide reaction layer was grown to the dendritic morphology in the cast iron/tantalum thin sheet interface by the isothermal heat treatment. The composition of TaC carbide was 48.5 at.% $Ti{\sim}48.6$ at.% C-2.8 at.% Fe. The hardness of reaction layer was MHV $1100{\sim}1200$. The thickness of reaction layer linearly increased with increasing the total content of carbon in the cast iron matrix and isothermal heat treating time. The growth constant for TaC reaction layer was proportional to the log[C] of the matrix. The formation mechanism of TaC reaction layer at the interface of cast iron/tantalum thin sheet was proved to be the interfacial reaction.

  • PDF

Critical Cleaning Requirements for Flip Chip Packages

  • Bixenman, Mike;Miller, Erik
    • Proceedings of the International Microelectronics And Packaging Society Conference
    • /
    • 2000.04a
    • /
    • pp.43-55
    • /
    • 2000
  • In traditional electronic packages the die and the substrate are interconnected with fine wire. Wire bonding technology is limited to bond pads around the peripheral of the die. As the demand for I/O increases, there will be limitations with wire bonding technology. Flip chip technology eliminates the need for wire bonding by redistributing the bond pads over the entire surface of the die. Instead of wires, the die is attached to the substrate utilizing a direct solder connection. Although several steps and processes are eliminated when utilizing flip chip technology, there are several new problems that must be overcome. The main issue is the mismatch in the coefficient of thermal expansion (CTE) of the silicon die and the substrate. This mismatch will cause premature solder Joint failure. This issue can be compensated for by the use of an underfill material between the die and the substrate. Underfill helps to extend the working life of the device by providing environmental protection and structural integrity. Flux residues may interfere with the flow of underfill encapsulants causing gross solder voids and premature failure of the solder connection. Furthermore, flux residues may chemically react with the underfill polymer causing a change in its mechanical and thermal properties. As flip chip packages decrease in size, cleaning becomes more challenging. While package size continues to decrease, the total number of 1/0 continue to increase. As the I/O increases, the array density of the package increases and as the array density increases, the pitch decreases. If the pitch is decreasing, the standoff is also decreasing. This paper will present the keys to successful flip chip cleaning processes. Process parameters such as time, temperature, solvency, and impingement energy required for successful cleaning will be addressed. Flip chip packages will be cleaned and subjected to JEDEC level 3 testing, followed by accelerated stress testing. The devices will then be analyzed using acoustic microscopy and the results and conclusions reported.

  • PDF

Direct Bonding of Si(100)/NiSi/Si(100) Wafer Pairs Using Nickel Silicides with Silicidation Temperature (열처리 온도에 따른 니켈실리사이드 실리콘 기판쌍의 직접접합)

  • Song, O-Seong;An, Yeong-Suk;Lee, Yeong-Min;Yang, Cheol-Ung
    • Korean Journal of Materials Research
    • /
    • v.11 no.7
    • /
    • pp.556-561
    • /
    • 2001
  • We prepared a new a SOS(silicon-on-silicide) wafer pair which is consisted of Si(100)/1000$\AA$-NiSi Si (100) layers. SOS can be employed in MEMS(micro- electronic-mechanical system) application due to low resistance of the NiSi layer. A thermally evaporated $1000\AA$-thick Ni/Si wafer and a clean Si wafer were pre-mated in the class 100 clean room, then annealed at $300~900^{\circ}C$ for 15hrs to induce silicidation reaction. SOS wafer pairs were investigated by a IR camera to measure bonded area and probed by a SEM(scanning electron microscope) and TEM(transmission electron microscope) to observe cross-sectional view of Si/NiSi. IR camera observation showed that the annealed SOS wafer pairs have over 52% bonded area in all temperature region except silicidation phase transition temperature. By probing cross-sectional view with SEM of magnification of 30,000, we found that $1000\AA$-thick uniform NiSi layer was formed at the center area of bonded wafers without void defects. However we observed debonded area at the edge area of wafers. Through TEM observation, we found that $10-20\AA$ thick amourphous layer formed between Si surface and NiSix near the counter part of SOS. This layer may be an oxide layer and lead to degradation of bonding. At the edge area of wafers, that amorphous layer was formed even to thickness of $1500\AA$ during annealing. Therefore, to increase bonding area of Si NiSi ∥ Si wafer pairs, we may lessen the amorphous layers.

  • PDF

Fabrication of Bump-type Probe Card Using Bulk Micromachining (벌크 마이크로머시닝을 이용한 Bump형 Probe Card의 제조)

  • 박창현;최원익;김용대;심준환;이종현
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.3 no.3
    • /
    • pp.661-669
    • /
    • 1999
  • A probe card is one of the most important pan of test systems as testing IC(integrated circuit) chips. This work was related to bump-type silicon vertical probe card which enabled simultaneous tests for multiple semiconductor chips. The probe consists of silicon cantilever with bump tip. In order to obtain optimum size of the cantilever, the dimensions were determined by FEM(finite element method) analysis. The probe was fabricated by RIE(reactive ion etching), isotropic etching, and bulk-micromachining using SDB(silicon direct bonding) wafer. The optimum height of the bump of the probe detemimed by FEM simulation was 30um. The optimum thickness, width, and length of the cantilever were 20 $\mum$, 100 $\mum$,and 400 $\mum$,respectively. Contact resistance of the fabricated probe card measured at contact resistance testing was less than $2\Omega$. It was also confirmed that its life time was more than 20,000 contacts because there was no change of contact resistance after 20,000 contacts.

  • PDF

The Effects of Driving Waveform for Piezoelectric Drop On Demand Industrial Inkjet Head (산업용 압전 잉크젯 헤드의 구동신호에 따른 특성)

  • Kim Young-Jae;Yoo Young-Seuck;Sim Won-Chul;Park Chang-Sung;Joung Jae-Woo;Oh Yong-Soo
    • The Transactions of the Korean Institute of Electrical Engineers C
    • /
    • v.55 no.8
    • /
    • pp.417-422
    • /
    • 2006
  • This paper presents the effect of driving waveform for piezoelectric bend mode inkjet printhead with optimized mechanical design. Experimental and theoretical studies on the applied driving waveform versus jetting characteristics were performed. The inkjet head has been designed to maximize the droplet velocity, minimize voltage response of the actuator and optimize the firing frequency to eject ink droplet. The head design was carried out by using mechanical simulation. The printhead has been fabricated with Si(100) and SOI wafers by MEMS process and silicon direct bonding method. To investigate how performance of the piezoelectric ceramic actuator influences on droplet diameter and droplet velocity, the method of stroboscopy was used. Also we observed the movement characteristics of PZT actuator with LDV(Laser Doppler Vibrometer) system, oscilloscope and dynamic signal analyzer. Missing nozzles caused by bubbles in chamber were monitored by their resonance frequency. Using the water based ink of viscosity of 4.8 cps and surface tension of 0.025 N/m, it is possible to eject stable droplets up to 20 kHz, 4.4 m/s and above 8 pl at the different applied driving waveforms.

Epitaxial Growth of CoSi2 Layer on (100)Si Substrate using CoNx Interlayer deposited by Reactive Sputtering (반응성 스퍼터링법으로 증착된 CoNx 중간층을 이용한 (100)Si 기판 위에서의 에피택셜 CoSi2 성장 연구)

  • Lee, Seung-Ryul;Kim, Sun-Il;Ahn, Byung-Tae
    • Korean Journal of Materials Research
    • /
    • v.16 no.1
    • /
    • pp.30-36
    • /
    • 2006
  • A novel method was proposed to grow an epitaxial $CoSi_2$ on (100)Si substrate. A $CoN_x$ interlayer was deposited by reactive sputtering of Co in an Ar+$N_2$ flow. From the Ti/Co/$CoN_x$/Si structure, a uniform and thin $CoSi_2$ layer was epitaxially grown on (100)Si by annealing above $700^{\circ}C$. Two amorphous layers were found at the $CoN_x$/Si interface, where the top layer has a silicon nitride (Si-N) bonding state with some Co content and the bottom layer has a Co-Si intermixing state. The SiNx amorphous layer seems to play a critical role of suppressing the diffusion of Co into Si substrate for the direct formation of epitaxial $CoSi_2$.

Wet Etching Characteristics of Cu Surface for Cu-Cu Pattern Direct Bonds (Cu-Cu 패턴 직접접합을 위한 습식 용액에 따른 Cu 표면 식각 특성 평가)

  • Park, Jong-Myeong;Kim, Yeong-Rae;Kim, Sung-Dong;Kim, Jae-Won;Park, Young-Bae
    • Journal of the Microelectronics and Packaging Society
    • /
    • v.19 no.1
    • /
    • pp.39-45
    • /
    • 2012
  • Three-dimensional integrated circuit(3D IC) technology has become increasingly important due to the demand for high system performance and functionality. In this work, BOE and HF wet etching of Cu line surfaces after CMP were conducted for Cu-Cu pattern direct bonding. Step height of Cu and $SiO_2$ as well as Cu dishing after Cu CMP were analyzed by the 3D-Profiler. Step height increased and Cu dishing decreased with increasing BOE and HF wet etching times. XPS analysis of Cu surface revealed that Cu surface oxide layer was partially removed by BOE and HF wet etching treatment. BOE treatment showed not only the effective $SiO_2$ etching but also reduced dishing and Cu surface oxide rather than HF treatment, which can be used as an meaningful process data for reliable Cu-Cu pattern bonding characteristics.