• Title/Summary/Keyword: Signal converter

Search Result 944, Processing Time 0.032 seconds

Performance Improvement of a Bidirectional DC-DC Converter for Battery Chargers using an LCLC Filter

  • Moon, Sang-Ho;Jou, Sung-Tak;Lee, Kyo-Beum
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.2
    • /
    • pp.560-573
    • /
    • 2015
  • In this paper, a battery charger is introduced for an interleaved DC-DC converter with an LCLC filter. To improve the overall performance of the DC-DC converter for battery charger, a method is proposed. First, the structure of the system is presented. Second, an LC filter is compared to an LCLC filter in terms of the response characteristics and size. Third, the small-signal model of a bidirectional DC-DC converter using a state-space averaging method and the required transfer functions are introduced. Next, the frequency characteristics of the converter are discussed. Finally, the simulation and experimental results are analyzed to verify the proposed state space of the bidirectional converter.

Design and Implementation of High-Efficiency, Low-Power Switched-Capacitor DC-DC Converter (고효율, 저전력 Switched-Capacitor DC-DC 변환기의 설계 및 구현)

  • Kim, Nam-Kyun;Kim, Sang-Cheol;Bahng, Wook;Song, Geun-Ho;Kim, Eun-Dong
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2001.07a
    • /
    • pp.523-526
    • /
    • 2001
  • In this paper, we design and fabricate the high-efficiency and low-power switched-capacitor DC-DC converter. This converter consists of internal oscillator, output driver and output switches. The internal oscillator has 100kHz oscillation frequency and the output switches composed of one pMOS transistor and three nMOS transistors. According to the configuration of two external capacitors, the converter has three functions that are the Inverter, Doubler and Divider. The proposed converter is fabricated through the 0.8$\mu\textrm{m}$ 2-poly, 2-metal CMOS process. The simulation and experimental result for fabricated IC show that the proposed converter has the voltage conversion efficiency of 98% and power efficiency more than 95%.

  • PDF

Transfer Characteristics of the Zero- VoltageTransition Pulse-Width - Modulation Boost Converter (Zero-Voltage-Transition Pulse-Width-Modulation Boost 컨버터의 전달 특성)

  • 김진성;박석하;김양모
    • Journal of the Korean Institute of Telematics and Electronics B
    • /
    • v.33B no.10
    • /
    • pp.148-156
    • /
    • 1996
  • Increasing the switching frquency is essential to achieve the high density of switched mode power supplies, but this leads to the increase of switching losses. A number of new soft switching converters have been presented ot reduce switching losses, but most of them may have some demerits, such as the increase of voltage/current stresses and high conduction losses. To overcome these problems, the ZVT-PWM converter has recently been presented. in this paper, the operation characteristics of the ZVT-PWM boost converter is analyzed, and the steady-states (DC) and small-signal model of this converter are derived and analyzed, and then the transfer functions of this converter are derived. The transfer functions of ZVT-PWM boost converter are similar to those of the conventional PWM boost converter, but the transfer characteristics are affecsted by te duty ratio and the switching frequency.

  • PDF

Time-to-Digital Converter Using Synchronized Clock with Start and Stop Signals (시작신호 및 멈춤신호와 동기화된 클록을 사용하는 시간-디지털 변환기)

  • Choi, Jin-Ho
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.5
    • /
    • pp.893-898
    • /
    • 2017
  • A TDC(Time-to-Digital Converter) of counter-type is designed by $0.18{\mu}mCMOS$process and the supply voltage is 1.5 volts. The converted error of maximum $T_{CK}$ is occurred by the time difference between the start signal and the clock when the period of clock is $T_{CK}$ in the conventional TDC. And the converted error of -$T_{CK}$ is occurred by the time difference between the stop signal and the clock. However in order to compensate the disadvantage of the conventional TDC the clock is generated within the TDC circuit and the clock is synchronized with the start and stop signals. In the designed TDC circuit the conversion error is not occurred by the difference between the start signal and the click and the magnitude of conversion error is reduced (1/2)$T_{CK}$ by the time difference between the stop signal and the clock.

Simultaneous Static Testing of A/D and D/A Converters Using a Built-in Structure

  • Kim, Incheol;Jang, Jaewon;Son, HyeonUk;Park, Jaeseok;Kang, Sungho
    • ETRI Journal
    • /
    • v.35 no.1
    • /
    • pp.109-119
    • /
    • 2013
  • Static testing of analog-to-digital (A/D) and digital-to-analog (D/A) converters becomes more difficult when they are embedded in a system on chip. Built-in self-test (BIST) reduces the need for external support for testing. This paper proposes a new static BIST structure for testing both A/D and D/A converters. By sharing test circuitry, the proposed BIST reduces the hardware overhead. Furthermore, test time can also be reduced using the simultaneous test strategy of the proposed BIST. The proposed method can be applied in various A/D and D/A converter resolutions and analog signal swing ranges. Simulation results are presented to validate the proposed method by showing how linearity errors are detected in different situations.

The Analysis and Compensation of DC to DC Converter with Current Mode Controller (전류모드제어를 적용한 직류전원장치의 해석 및 보상에 관한 연구)

  • 김철진;김영태;송요창
    • The Transactions of the Korean Institute of Electrical Engineers B
    • /
    • v.52 no.5
    • /
    • pp.230-237
    • /
    • 2003
  • Current mode control has been used for DC to DC converters for over twenty years. There are many different control schemes which use the inductor current signal in one way or another to control the DC to DC converter. In this paper, the state space averaging technique is applied for the analysis of flyback type current mode control circuit. We made real converter for the guarantee of stable output characteristic and proper design of feedback circuit. The validity of proposed method is verified from test result. The improvement of stability is confirmed by sinusoidal signal injection method with isolated transformer. It is known that phase margin is sufficient and gain crossover frequency fc is early 1/5 of switching frequency, fs, from the experimental result with frequency response analyzer.

Isolated Feedback of Inverter DC-Link Voltage Using Flyback Converters (플라이백 컨버터를 이용한 인버터 직류링크 전압의 절연 궤환)

  • Kim, Kyung-Seo
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.23 no.4
    • /
    • pp.281-285
    • /
    • 2018
  • An isolated feedback method for measuring the inverter DC-link voltage is proposed. This method provides a simple and economical solution to inverter control systems that use a flyback converter as a controller power supply. In the proposed method, data on the DC-link voltage are acquired when the primary side voltage appears on the secondary side of the flyback transformer, thereby eliminating the need to adopt an extra signal isolation method. To solve the non-synchronization problem between the flyback converter switching and main controller sampling, the external interrupt function of the micro-controller is used as a trigger signal for the A/D conversion.

Design and Implementation of a Current Controller for Boost Converters Using a DSP (DSP를 이용한 부스트 컨버터의 전류 제어기 설계 및 구현)

  • Lee, Kwang-Woon
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.17 no.3
    • /
    • pp.259-265
    • /
    • 2012
  • This paper introduces a method for design and implementation of a current controller for boost converter operating in continuous conduction mode (CCM) using a digital signal processor (DSP). A Proportional-Integral (PI) type current controller outputs an average voltage command for inductor, used in the input side of the boost converter, and the duty-ratio of PWM (pulse width modulation) signal for switching device is directly calculated from the average voltage command. The gains of the PI current controller are selected such that the current response characteristics are the same as those of a first-order low-pass filter. The proposed current control scheme is implemented using a DSP based on fixed-point math operations and an experimental study has been performed to validate the proposed method.

Design of Digital Controller for Phase Shifted Full-Bridge Converter (위상 천이 풀-브릿지 컨버터의 디지털 제어기 설계)

  • Lim Jeong-Gyu;Seo Eun-Kyung;Chung Se-Kyo;Lee Hyun-Woo
    • Proceedings of the KIPE Conference
    • /
    • 2006.06a
    • /
    • pp.22-24
    • /
    • 2006
  • Of all the proposed resonant techniques, the well-known phase-shifted full bridge converter remains one of the most attractive because it offers an easy way of achieving ZVS with a minimum of extra components added, which is essential for the high power applications. This paper describes the design of a digital controller for a Phase Shifted Full-bridge PWM Converter. The small-signal model is derived incorporating the effects of phase-shift control and the utilization of the transformer leakage inductance and power FET junction capacitances to achieve the zero-voltage resonant switching. Based on the derived small-signal model, the digital controller is designed in the discrete domain. The performance of designed controller is verified through the simulation.

  • PDF

Dynamic Analysis and Control Design of Current-Mode Controlled Active-Clamp Forward-Flyback Converter (전류제어 능동 클램프 포워드-플라이백 컨버터의 동특성 해석 및 제어회로 설계)

  • Lim, Won-Seok;Kang, Young-Han;Choi, Byung-Cho
    • Proceedings of the KIPE Conference
    • /
    • 2002.07a
    • /
    • pp.374-377
    • /
    • 2002
  • This paper presents dynamic analyses and control design of the current-mode controlled active-clamp forward-flyback converter. The circuit averaging technique is used to extract the small-signal circuit model for the power stage From the small-signal circuit model of the power stage, the open-loop transfer functions are derived and used for the compensation design. The analysis results are verified using an experimental converter that delivers a 3.3V/10A output from a $40\~60V$ input source.

  • PDF