ETRI Journal

Electronics and Telecommunications Research Institute (한국전자통신연구원)
권호 표지
DOI QR코드

DOI QR Code

Simultaneous Static Testing of A/D and D/A Converters Using a Built-in Structure

  • Kim, Incheol (Department of Electrical &Electronic Engineering, Yonsei University) ;
  • Jang, Jaewon (Department of Electrical &Electronic Engineering, Yonsei University) ;
  • Son, HyeonUk (Department of Electrical &Electronic Engineering, Yonsei University) ;
  • Park, Jaeseok (Department of Electrical &Electronic Engineering, Yonsei University) ;
  • Kang, Sungho (Department of Electrical &Electronic Engineering, Yonsei University)
  • Received : 2012.04.02
  • Accepted : 2012.08.07
  • Published : 2013.02.01
Download PDF
⟨ Previous Next ⟩

Abstract

Static testing of analog-to-digital (A/D) and digital-to-analog (D/A) converters becomes more difficult when they are embedded in a system on chip. Built-in self-test (BIST) reduces the need for external support for testing. This paper proposes a new static BIST structure for testing both A/D and D/A converters. By sharing test circuitry, the proposed BIST reduces the hardware overhead. Furthermore, test time can also be reduced using the simultaneous test strategy of the proposed BIST. The proposed method can be applied in various A/D and D/A converter resolutions and analog signal swing ranges. Simulation results are presented to validate the proposed method by showing how linearity errors are detected in different situations.

Keywords

References

  1. M. Kim et al., "A 3 V 12b 100 MS/s CMOS D/A Converter for High-Speed Communication Systems," JSTS, vol. 3, no. 4, Dec. 2003, pp. 211-216.
  2. The International Technology Roadmap for Semiconductors (ITRS), 2007 ed. Available: http://www.itrs.net/Links/2007ITRS/ Home2007.htm
  3. J. Ryu and S. Noh, "A New Approach for Built-in Self-Test of 4.5 to 5.5 GHz Low-Noise Amplifiers," ETRI J., vol. 28, no. 3, June 2006, pp. 355-363. https://doi.org/10.4218/etrij.06.0104.0122
  4. M. Burns and G.W. Roberts, An Introduction to Mixed-Signal IC Test and Measurement, New York: Oxford University Press, 2001.
  5. J. Chun, H. Yu, and J. Abraham, "An Efficient Linearity Test for On-Chip High Speed ADC and DAC Using Loop-back," Proc. ACM GLSVLSI, Apr. 2004, pp. 328-331.
  6. H. Shin, J. Park, and J. Abraham, "A Statistical Digital Equalizer for Loopback-Based Linearity Test of Data Converters," Proc. ATS, Nov. 2006, pp. 245-250.
  7. X. Huang and J. Huang, "An ADC/DAC Loopback Testing Methodology by DAC Output Offsetting and Scaling," Proc. VTS, Apr. 2010, pp. 289-294.
  8. K. Arabi and M. Sawan, "On Chip Testing Data Converters Using Static Parameters," IEEE T VLSI Syst., vol. 6, no. 3, Sept. 1998, pp. 409-419. https://doi.org/10.1109/92.711312
  9. J. Huang, C. Ong, and K. Cheng, "A BIST Scheme for On-Chip ADC and DAC Testing," Proc. DATE, Mar. 2000, pp. 216-220.
  10. Y. Wen, "A BIST Scheme for Testing Analog-to-Digital Converters with Digital Response Analyses," Proc. VTS, May 2005, pp. 383-388.
  11. I. Kim et al., "A New Analog-to-Digital Converter BIST Considering a Transient Zone," IEICE T Electron., vol. E90-C, no. 11, Nov. 2007, pp. 2161-2163. https://doi.org/10.1093/ietele/e90-c.11.2161
  12. K. Watanabe and S. Ogawa, "Clock-Feedthrough Compensated Sample/Hold Circuits," Electron. Lett., vol. 24, no. 19, Sept. 1998, pp. 1226-1228.
  13. W. Lee et al., "A High Precision Ramp Generator for Low Cost ADC Test," Proc. ICSICT, Oct. 2008, pp. 2103-2106.

Cited by

  1. A reduced-code method for integral nonlinearity testing in DACs vol.182, pp.None, 2021, https://doi.org/10.1016/j.measurement.2021.109764