• Proceedings of the KIEE Conference
• /
• 2000.07c
• /
• pp.1969-1971
• /
• 2000

This paper presents a data acquisition and analysis program modules that has been developed using the Labview program. These program modules can use to acquire and analyze leakage current data of insulator under different contamination conditions. The experimental hardware made up salt fog chamber, AC/DC power supply, transducer (shunt resistor), measurement devices and PC with the GPIB (General Purpose Interface Bus). And analysis program modules can calculate pulse level count, accumulated charge, average leakage current, power spectrum, and harmonics. The result of applying these analytical program modules to polymeric insulator is available for evaluation of leakage current characteristic of outdoor insulators.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.16 no.1
• /
• pp.634-638
• /
• 2015

Phase currents should be measured in real time for vector control of a 2-phase induction motor. Generally, the phase currents of the motor are measured using two Hall current sensors installed at the output terminal of an inverter. Unfortunately, Hall current sensors are expensive and uneconomical because a vector-controlled inverter for 2-phase induction motor is mainly used in low-power and low-price applications. This paper proposes a low-cost current measurement method using two shunt resistors instead of expensive Hall current sensors. The proposed method can measure the phase currents under all operating conditions of the motor. This method was applied to an experimental vector-controlled inverter for 2-phase induction motor of 220[V]/360[W] and was verified through computer simulations and experimentation.

• 한국초전도학회:학술대회논문집
• /
• v.10
• /
• pp.272-275
• /
• 2000

We investigated a resistive superconducting fault current limiter (SFCL) fabricated using YBCO thin films on 2-inch diameter sapphire substrates. Nearly identical SFCL units were prepared and tested. The units were connected in series and parallel to increase the current and voltage ratings. A serial connection of the units showed significantly unbalanced power dissipation between the units. This imbalance was removed by introducing a shunt resistor to the firstly quenched unit. Parallel connection of the units increased the current rating. An SFCL module of 4 units in parallel, each of which has minimum quench current 25 Ap, was produced and successfully tested at a 220 V circuit. From the resistance increase, we estimated that the film temperature increases to 200 K in 5 msec, and 300 K in 120 msec. Successive quenches revealed that this system is stable without degradation in the current limiting capability under such thermal shocks as quenches at 220 V.

• Proceedings of the KIPE Conference
• /
• 2014.07a
• /
• pp.512-513
• /
• 2014

본 논문은 3상 인버터에서 직류단 션트 저항을 이용하여 전류를 복원하는 새로운 기법에 대하여 제안한다. 직류단 션트 저항을 이용하여 전류를 측정할 경우, 전동기의 구동에 따른 지령 전압 벡터의 변화에 따라 SVPWM 헥사곤 내부에는 전류의 측정이 불가능한 영역이 존재한다. 기존의 방법들은 지령 벡터가 전류 측정이 불가능한 영역에 위치할 때, 스위칭 패턴에 변화를 주는 방법들을 이용하였다. 그러나, 이 기법들은 스위칭 패턴을 바꾸기 때문에 소음 및 전류 왜곡의 원인이 된다. 본 논문에서는 스위칭 패턴의 변화 없이 전류를 추정할 수 있는 새로운 기법을 소개한다. 제안된 알고리즘의 효율성은 실험적 결과를 통해 증명한다.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.14 no.1
• /
• pp.81-86
• /
• 2019

This paper is concerned with a system design that enables a the plurality of switching mode power supplies to be supplied with larger power through a parallel connection. For this purpose, a shunt resistor is placed in series at the output of the constant voltage regulator and the output voltage is sensed and controlled using an arduino. In this paper, two constant-voltage regulators were used for the experiment, but it is possible to generalize for more boards. By using the method that controls the system, the sum of the currents delivered by the two systems to the load was found to be 96% of the current drawn from each board. In case of efficiency, 92.4% efficiency is achieved in the unit board and the efficiency in parallel connection is about 90%.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.27 no.2
• /
• pp.85-91
• /
• 2022

This study proposes a high efficiency bridgeless Power Factor Correction (PFC) converter with improved common mode noise characteristics. Conventional PFC has limitations due to low efficiency and enlarged heat sink from considerable conduction loss of bridge diode. By applying a Common Mode (CM) coupled inductor, the proposed bridgeless PFC converter generates less conduction loss as only a small magnetizing current of the CM coupled inductor flows through the input diode, thereby reducing or removing heat sink. The input diode is alternately conducted every half cycle of 60 Hz AC input voltage while a negative node of AC input voltage is always connected to the ground, thus improving common mode noise characteristics. With the aim to improve switching loss and reverse recovery of output diode, the proposed circuit employs Critical Conduction Mode (CrM) operation and it features a simple Zero Current Detection (ZCD) circuit for the CrM. In addition, the input current sensing is possible with the shunt resistor instead of the expensive current sensor. Experimental results through 480 W prototype are presented to verify the validity of the proposed circuit.

• Composites Research
• /
• v.13 no.5
• /
• pp.50-59
• /
• 2000

In this paper, two methods to suppress flutter of the composite panel are examined. First, in the active control method, a controller based on the linear optimal control theory is designed and control input voltage is applied on the actuators and a PZT is used as actuator. Second, a new technique, passive suppression scheme, is suggested for suppression of the nonlinear panel flutter. In the passive suppression scheme, a shunt circuit which consists of inductor-resistor is used to increase damping of the system and as a result the flutter can be attenuated. A passive damping technology, which is believed to be more robust suppression system in practical operation, requires very little or no electrical power and additional apparatuses such as sensor system and controller are not needed. To achieve the great actuating force/damping effect, the optimal shape and location of the actuators are determined by using genetic algorithms. The governing equations are derived by using extended Hamilton's principle. They are based on the nonlinear von Karman strain-displacement relationship for the panel structure and quasi-steady first-order piston theory for the supersonic airflow. The discretized finite element equations are obtained by using 4-node conforming plate element. A modal reduction is performed to the finite element equations in order to suppress the panel flutter effectively and nonlinear-coupled modal equations are obtained. Numerical suppression results, which are based on the reduced nonlinear modal equations, are presented in time domain by using Newmark nonlinear time integration method.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.51 no.12
• /
• pp.90-95
• /
• 2014

This paper presents a VHF/UHF-band variable gain low noise amplifier for multi-standard mobile TV tuners. A proposed VHF-band variable gain amplifier is composed of a resistive shunt-feedback low noise amplifier to remove external matching components, a single-to-differential amplifier with input PMOS transcoductors to improve low frequency noise performance, a variable shunt-feedback resistor and an attenuator to control variable gain range. A proposed UHF-band variable gain amplifier consists of a narrowband low noise amplifier with capacitive tuning to improve noise performance and interference rejection performance, a single-to-differential with gm gain control and an attenuator to adjust gain control range. The proposed VHF-band and UHF-band variable gain amplifier were designed in a $0.18{\mu}m$ RF CMOS technology and draws 22 mA and 17 mA from a 1.8 V supply voltage, respectively. The designed VHF-band and UHF-band variable gain amplifier show a voltage gain of 27 dB and 27 dB, a noise figure of 1.6-1.7 dB and 1.3-1.7 dB, OIP3 of 13.5 dBm and 16 dBm, respectively.

• Progress in Superconductivity and Cryogenics
• /
• v.6 no.3
• /
• pp.50-55
• /
• 2004

We fabricated and tested a resistive type superconducting fault current limiter (SFCL) of three-phase 6.6 $kV_{rms}/200 A_{rms}$ rating based on YBCO thin films grown on sapphire substrates with a diameter of 4 inches, Short circuit tests were carried out at a accredited test facility for single line-to- ground faults, phase-to-phase faults and three-phase faults, Each phase of the SFCL was composed of 8${\times}$6 elements connected in series and parallel respectively. Each element was designed to have the rated voltage of 600 $V_{rms}$. A NiCr shunt resistor of 23 Ω was connected to each element for simultaneous quenches. Firstly, single phase-to-ground fault tests were carried out. The SFCL successfully developed the impedance in the circuit within 0.12 msec after fault and controlled the fault current of 10 $kA_{rms} below 816 A_{peak}$ at the first half cycle. In addition, in case of phase-to-phase fault and three- phase fault test. simultaneous quenches among the SFCLs of the phases successfully accomplished. In conclusion. the SFCL showed excellent performance of current limitation upon fault and stable operation regardless of the amplitude of fault currents.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.24 no.4
• /
• pp.384-393
• /
• 2013

In this paper, a design of planar microwave bias-tee using lumped elements was presented. The bias-tee is composed of 2 blocks; DC block and RF choke. For this design of the bias-tee, a wideband capacitor was used for DC block. For a RF choke, a series connection of inductors which have different SRFs is used for a RF choke. In the RF choke, a series connection of resistor and capacitor was added in shunt to eliminate a loss from a series resonance. The designed bias-tee was implemented by using 1608 SMT chip components. The fabricated bias-tee was measured using Anritsu 3680K fixture which enables to remove an effect of a connector. The fabricated bias-tee presented -15 dB of return loss and -1.5 dB insertion loss at 10 MHz~18 GHz.