• Title/Summary/Keyword: SEU(Single Event Upset)

Search Result 28, Processing Time 0.02 seconds

Algorithm to cope with SEUs(Single Event Upsets) on STSAT-1 OBC(On-board Computer) (과학기술위성 1호 탑재 컴퓨터(On-board Computer)에서의 SEUs(Single Event Upsets) 극복 알고리즘)

  • Chung, Sung-In;Park, Hong-Young;Lee, Heung-Ho
    • Journal of the Institute of Electronics Engineers of Korea TC
    • /
    • v.45 no.10
    • /
    • pp.10-16
    • /
    • 2008
  • Generally, the satellite circling round in a low orbit goes through Van Allen belt connecting with the magnetic fold, in which electronic components are easily damaged and shortened by charged particles moving in a cycle between the South Pole and the North Pole. In particular, Single Event Upset(SEU) by radiation could cause electronic device on satellite to malfunction. Based on the idea mentioned above, this study considersabout SEU effect on the On-board Computer(OBC) of STSAT-1 in the space environment radiation, and shows algorithm to cope with SEUs. In this experiment, it also is shown that the repetitive memory read/write operation called memory wash is needed to prevent the accumulation of SEUs and the choice for the period of memory wash is examined. In conclusion, it is expected that this research not only contributes to understand low capacity of On-board Computer(OBC) on Low Earth Orbit satellite(LEOS) and SaTReC Technology satellite(STSAT) series, but also makes good use of each module development of Korea Multi-Purpose Satellite(COMPSAT) series.

ESTIMATION OF SEU THRESHOLD ENERGY FROM KITSAT-1 DATA USING AP-8 MODEL (AP-8 모델을 이용한 우리별 1호 SEU 문턱에너지 추정)

  • 김성준;신영훈;김성수;민경욱
    • Journal of Astronomy and Space Sciences
    • /
    • v.18 no.2
    • /
    • pp.109-118
    • /
    • 2001
  • KITSAT-1, launched in 1992, passes through Inner Van Allen Radiation Belt in which high energy Protons cause single event upsets(SBUs) in the main memory of KITSAT-1 OBC(On-Board Computer) 186. The present paper compares SEU data from the OBC186 with the AP-8 model of NASA/NSSDC using the Chi-Square method to estimate the SEU threshold energy. Shielding effect by the satellite body has been taken into account to model the proton fluxes at the position of OBC186, and SEUs recorded during the high solar activities have been removed to avoid the spurious result. The result shows that the SEU threshold energy of the main memory of KITSAT-1 OBC186 is estimated to be about $110{pm}10MeV$.

  • PDF

Understanding radiation effects in SRAM-based field programmable gate arrays for implementing instrumentation and control systems of nuclear power plants

  • Nidhin, T.S.;Bhattacharyya, Anindya;Behera, R.P.;Jayanthi, T.;Velusamy, K.
    • Nuclear Engineering and Technology
    • /
    • v.49 no.8
    • /
    • pp.1589-1599
    • /
    • 2017
  • Field programmable gate arrays (FPGAs) are getting more attention in safety-related and safety-critical application development of nuclear power plant instrumentation and control systems. The high logic density and advancements in architectural features make static random access memory (SRAM)-based FPGAs suitable for complex design implementations. Devices deployed in the nuclear environment face radiation particle strike that causes transient and permanent failures. The major reasons for failures are total ionization dose effects, displacement damage dose effects, and single event effects. Different from the case of space applications, soft errors are the major concern in terrestrial applications. In this article, a review of radiation effects on FPGAs is presented, especially soft errors in SRAM-based FPGAs. Single event upset (SEU) shows a high probability of error in the dependable application development in FPGAs. This survey covers the main sources of radiation and its effects on FPGAs, with emphasis on SEUs as well as on the measurement of radiation upset sensitivity and irradiation experimental results at various facilities. This article also presents a comparison between the major SEU mitigation techniques in the configuration memory and user logics of SRAM-based FPGAs.

Analysis of the Single Event Effect of the Science Technology Satellite-3 On-Board Computer under Proton Irradiation (과학기술위성 3호 온보드 컴퓨터의 양성자 빔에 의한 Single Event Effect 분석)

  • Kang, Dong-Soo;Oh, Dae-Soo;Ko, Dae-Ho;Baik, Jong-Chul;Kim, Hyung-Shin;Jhang, Kyoung-Son
    • Journal of the Korean Society for Aeronautical & Space Sciences
    • /
    • v.39 no.12
    • /
    • pp.1174-1180
    • /
    • 2011
  • Field Programmable Gate Array(FPGA)s are replacing traditional integrated circuits for space applications due to their lower development cost as well as reconfigurability. However, they are very sensitive to single event upset (SEU) caused by space radiation environment. In order to mitigate the SEU, on-board computer of STSAT-3 employed a triple modular redundancy(TMR) and scrubbing scheme. Experimental results showed that upset threshold energy was improved from 10.6 MeV to 20.3 MeV when the TMR and the scrubbing were applied to the on-board computer. Combining the experimental results with the orbit simulation results, calculated bit-flip rate of on-board computer is 1.23 bit-flips/day assuming in the worst case of STSAT-3 orbit.

Asynchronous State Feedback Control for SEU Mitigation of TMR Memory (비동기 상태 피드백 제어를 이용한 TMR 메모리 SEU 극복)

  • Yang, Jung-Min;Kwak, Seong-Woo
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.57 no.8
    • /
    • pp.1440-1446
    • /
    • 2008
  • In this paper, a novel TMR (Triple Modular Redundancy) memory structure is proposed using state feedback control of asynchronous sequential machines. The main ability of the proposed structure is to correct the fault of SEU (Single Event Upset) asynchronously without resorting to the global synchronous clock. A state-feedback controller is combined with the TMR realized as a closed-loop asynchronous machine and corrective behavior is operated whenever an unauthorized state transition is observed so as to recover the failed state of the asynchronous machine to the original one. As a case study, an asynchronous machine modelling of TMR and the detailed procedure of controller construction are presented. A simulation results using VHDL shows the validity of the proposed scheme.

Analysis and Comparison of Error Detection and Correction Codes for the Memory of STSAT-3 OBC and Mass Data Storage Unit (과학기술위성 3호 탑재 컴퓨터와 대용량 메모리에 적용될 오류 복구 코드의 비교 및 분석)

  • Kim, Byung-Jun;Seo, In-Ho;Kwak, Seong-Woo
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.59 no.2
    • /
    • pp.417-422
    • /
    • 2010
  • When memory devices are exposed to space environments, they suffer various effects such as SEU(Single Event Upset). Memory systems for space applications are generally equipped with error detection and correction(EDAC) logics against SEUs. In this paper, several error detection and correction codes - RS(10,8) code, (7,4) Hamming code and (16,8) code - are analyzed and compared with each other. Each code is implemented using VHDL and its performances(encoding/decoding speed, required memory size) are compared. Also the failure probability equation of each EDAC code is derived, and the probability value is analyzed for various occurrence rates of SEUs which the STSAT-3 possibly suffers. Finally, the EDAC algorithm for STSAT-3 is determined based on the comparison results.

Memory Scrubbing for On-Board Computer of STSA T-2 (과학기술위성 2호 탑재컴퓨터의 메모리 세정 방안)

  • Ryu, Sang-Moon
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.13 no.6
    • /
    • pp.519-524
    • /
    • 2007
  • The OBC(on-board computer) of a satellite which plays a role of the controller for the satellite should be equipped with preventive measures against transient errors caused by SEU(single event upset). Since memory devices are pretty much susceptible to these transient errors, it is essential to protect memory devices against SFU. A common method exploits an error detection and correction code and additional memory devices, combined with periodic memory scrubbing. This paper proposes an effective memory scrubbing scheme for the OBC of STSAT-2. The memory system of the OBC is briefly mentioned and the reliability of the information stored in the memory system is analyzed. The result of the reliability analysis shows that there exist optimal scrubbing periods achieving the maximum reliability for allowed overall scrubbing overhead and they are dependent on the significance of the information stored. These optimal scrubbing periods from a reliability point of view are derived analytically.

A study on the radiation effect of silicon solar cells in a low Earth orbit satellite by using high energy electron beams (고에너지 전자빔을 이용하여 저궤도 인공위성의 실리콘 태양센서의 내방사선 특성 연구)

  • Chung, Sung-In;Lee, Jae-Jin;Lee, Heung-Ho
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.45 no.3
    • /
    • pp.1-5
    • /
    • 2008
  • This paper analyzes on the radiation effect of silicon solar cells in a low Earth orbit satellite by using high energy electron beams. Generally, the satellite circling round in a low orbit go through Van Allen belt, in which electronic components are easily damaged and shortened by charged particles moving in a cycle between the South Pole and the North Pole. For example, Single Event Upset (SEU) by radiation could cause electronic devices on satellite to malfunction. From the ground experiment in which we used the high energy electron beam facility at Knrea Atomic Energy Research Institute (KAERI), we tried to explain sun sensor degradations on orbit could he caused by high energy electrons. While we focused on the solar cells used for light detectors, We convince our research also contributes to understand the radiation effect of solar cells generating electric powers on satellites.

A Study on the SEU in the SRAM to proton Irradiation

  • Lho, Young-Hwan;Park, Bo-Kyun;Kim, Bong-Sun
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2003.10a
    • /
    • pp.2295-2297
    • /
    • 2003
  • The major problem encountered in satellite design is EMI (Electro-Magnetic Interference) and EMC (Electro-Magnetic Compatibility). Here, our focus is on the effects of protons on the electronic system. The SEU (Single Event Upset) results from the level change of stored information due to photon radiation and temperature in the space and the nuclear power plant environment. The impact of SEU on PLD (Programmable Logic Devices) technology is most apparent in ROM/SRAM/DRAM devices wherein the state of storage cell can be upset. In this paper, a simple and powerful test techniques is suggested, and the results are presented for the analysis and future reference. The test results are compared with that of JPL test report. In our experiment, the proton radiation facility available at KIRAMS (Korea Institute of Radiological Medical Sciences) has been applied on a commercially available SRAM manufactured by Hynix Semiconductor Company.

  • PDF

The Implementation of Testing Board forSingle Event Upsets

  • Lho, Young-Hwan;Kim, Ki-Yup
    • International Journal of Aeronautical and Space Sciences
    • /
    • v.5 no.2
    • /
    • pp.28-34
    • /
    • 2004
  • One of the major problem encountered in nuclear plants and satellites design isEMI (Electro-Magnetic Interference) and EMC (Electro-Magnetic Compatibility).Here, our focus is to implement the test board for checking SEU (Single EventUpsets); the effects of protons on the electronic system. The SEU results from thelevel change of stored information due to photon radiation and temperature in thespace environment. The impact of SEU on PLD (Programmable Logic Devices)technology is most apparent in ROM/SRAM/DRAM devices wherein the state ofstorage cell can be upset. In this paper, a simple and powerful test techniques issuggested, and the results are presented for the analysis and future reference. In ourexperiment, the proton radiation facilitv (having the energy of 50 MeV with a beamcurrent of 60 uA of cyclotron) available at KIRAMS (Korea Institute of RadiologicalMedical Sciences) has been applied on a commercially available SRAM manufacturedby Hynix Semiconductor Company.