• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.37 no.1
• /
• pp.66-75
• /
• 2000

In this paper, we present the efficient image transmission system using designed source-channel combined coder in W-CDMA mobile communication system. In proposed schemes, we decompose the wavelet transformed hierarchical band-images into some types of different size blocks which have different properties in error sensitivity. The RS(Reed-Solomon) coder with different coding rate is used for each decomposed source blocks which has different importance. In addition, we combine retransmitted error frames in Truncated Hybrid Type I ARQ. The proposed algorithm shows efficient image transmission methods because it is not much degraded in PSNR compared with the existing not combined source-channel coder in erroneous wireless channel.

• Proceedings of the KAIS Fall Conference
• /
• 2010.05a
• /
• pp.507-510
• /
• 2010

OFDM(Orthogonal Frequency Division Multiplexing)은 하나의 데이터 열(data stream)을 낮은 데이터 전송률을 갖는 작은 데이터로 나누고, 이들을 부반송파(subcarrier)를 통해 동시에 전송한다. OFDM이 차세대 전송방식으로 채택된 이유는 주파수 선택적 페이딩(frequency selective fading)이나 협대역(narrow band)간 간섭에 받는 영향이 적어 고속 통신이 가능하기 때문이다. 본 논문에서는 RS 부호(Reed-Solomon Code)를 사용하여 OFDM에서 대용량 데이터를 전송할 때 발생하기 쉬운 연집 오류(burst error)를 정정하도록 하였다. 또한 채널 사이에 파일롯 심볼(pilot symbol)을 삽입하여 채널 추정을 통한 신호의 타이밍 오류도 고려하였다.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.12 no.12
• /
• pp.2286-2292
• /
• 2008

In this paper, we design a RS(23,17) decoder for MB-OFDM(Multiband-Orthogonal Frequency Division Multiplexing) system, in which Modified Euclidean(ME) algorithm is adopted for key equation solver block. The proposed decoder has been optimized for MB-OFDM system so that it has less latency and hardware complexity. Additionally, we have implemented the proposed decoder using Verilog HDL and synthesized with Samsung 65nm library. From synthesis results, it can operate at clock frequency of 250MHz, and gate count is 20,710.

• KIISE Transactions on Computing Practices
• /
• v.23 no.2
• /
• pp.122-127
• /
• 2017

The data link layer operates reliable internode communication in the OSI reference model. Generally, the forward error correction (FEC) method is used in the data link layer of the wireless sensor network (WSN) environment that has a high frequency of errors. However, the FEC method consumes a significant amount of energy due to its high error correction rate, which negatively affects the networks' lifespan. In contrast with battery-based technology, energy is regularly recharged in the solar-powered WSN to meet higher energy needs than required for basic operation of existing nodes. By efficiently utilizing this surplus energy, the proposed energy-aware FEC method can reduce the data loss rate with no decrement of the network lifetime. The method employs a trade-off relationship between the energy and data loss rate by adjusting the parity length in the FEC method to the energy state in each node. The performance of the proposed scheme was verified through a simulation.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2011.05a
• /
• pp.515-518
• /
• 2011

Recently we all agree with the fact that conference is the most important communication method in industrial fields. With improvement of information technology, the conference using computer-aided system has been increased. Therefore, software, which can support the conference, is highly needed. In our work, we implemented the display sharing system in WLANs that sends the presenter's display to all audience in real-time manner. In order to share the display, we used multicast transmission which shows good performance in one to many communications. And also, to solve the data error and loss problem, which are weak points of multicast transmission, we used Reed-Solomon coding scheme.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.2
• /
• pp.101-111
• /
• 2008

This paper introduces a high-speed Reed-Solomon(RS) decoder, which reduces the hardware complexity, and presents an RS decoder based FEC architecture which is used for 40Gb/s optical communication systems. We introduce new pipelined degree computationless modified Euclidean(pDCME) algorithm architecture, which has high throughput and low hardware complexity. The proposed 16 channel RS FEC architecture has two 8 channel RS FEC architectures, which has 8 syndrome computation block and shared single KES block. It can reduce the hardware complexity about 30% compared to the conventional 16 channel 3-parallel FEC architecture, which is 4 syndrome computation block and shared single KES block. The proposed RS FEC architecture has been designed and implemented with the $0.18-{\mu}m$ CMOS technology in a supply voltage of 1.8 V. The result show that total number of gate is 250K and it has a data processing rate of 5.1Gb/s at a clock frequency of 400MHz. The proposed area-efficient architecture can be readily applied to the next generation FEC devices for high-speed optical communications as well as wireless communications.

• Proceedings of the Korean Institute of Communication Sciences Conference
• /
• 2004.07a
• /
• pp.105-105
• /
• 2004

• KSII Transactions on Internet and Information Systems (TIIS)
• /
• v.13 no.10
• /
• pp.5144-5160
• /
• 2019

Secret sharing is an effective way of protecting secret messages. However, the traditional secret sharing schemes are considered meaningless due to malicious people attention which might raise risks. To overcome the weakness, this paper presents an effective secret sharing scheme with the functionality of cheater identification, based on meaningful QR code. The secret message will be split and concealed in the padding region of cover QR codes with the assistance of Latin square and it can be completely restored when all the involved participants cooperate. The concealing strategy exploits the characteristic of Reed-Solomon (RS) code to ensure the strong robustness of generated QR code pseudo-shares. The meaningful QR code pseudo-shares help to reduce the curious of unrelated persons. Some experiments were done to evaluate the performance of proposed scheme. The results showed that the proposed scheme is feasible, efficient and secure compared to the other existing schemes. It also achieves a higher secret payload and maintains stronger robustness.

• The Transactions of the Korea Information Processing Society
• /
• v.2 no.1
• /
• pp.75-80
• /
• 1995

In this paper, we show that it is more efficient to use a new algorithm than to use a method of trace definition and property when we use trace calculation method on trinomial irreducible polynomial of reed-solomon code. This implementation has been done in SUN SPARC2 workstation using C-language.

• The KIPS Transactions:PartC
• /
• v.13C no.7 s.110
• /
• pp.803-812
• /
• 2006

This paper analytically evaluates the FEC(Forward Error Correction) symbol size's effect on the performance and energy consumption of 802.11 protocol with the block FEC algorithm over WSN(Wireless Sensor Network). Since the basic recovery unit of block FEC algorithms is symbols not bits, the FEC symbol size affects the packet correction rate even with the same amount of FEC check bits over a given WSN channel. Precisely, when the same amount of FEC check bits are allocated, the small-size symbols are effective over channels with frequent short bursts of propagation errors while the large ones are good at remedying the long rare bursts. To estimate the effect of the FEC symbol site, the paper at first models the WSN channel with Gilbert model based on real packet traces collected over TIP50CM sensor nodes and measures the energy consumed for encoding and decoding the RS (Reed-Solomon) code with various symbol sizes. Based on the WSN channel model and each RS code's energy expenditure, it analytically calculates the transmission efficiency and power consumption of 802.11 equipped with RS code. The computational analysis combined with real experimental data shows that the RS symbol size makes a difference of up to 4.2% in the transmission efficiency and 35% in energy consumption even with the same amount of FEC check bits.