• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.8
• /
• pp.11-16
• /
• 2008

In this paper, firstly we made of the rapid thermal processor equipment with the specifically useful structure to measure wafer stress. Secondly we made of the laser interferometry to inspect the wafer surface curvature based on the large deformation theory. And then the wafer surface fringe image was obtained by experiment, and the full field stress distribution of wafer surface comes into view by signal processing with thining and pitch mapping. After wafer was ground by 1mm and polished from the back side to get easily deformation, and it was heated by three to four times thermal treatments at about 1000 degree temperature. Finally the severe deformation between wafer before and after the heat treatment was shown.

• Korean Journal of Materials Research
• /
• v.18 no.10
• /
• pp.552-556
• /
• 2008

Modified thermal annealing was applied to the activation of the polycrystalline silicon films doped as p-type through implantation of $B_2H_6$. The statistical design of experiments was successfully employed to investigate the effect of rapid thermal annealing on activation of polycrystalline Si doped as p-type. In this design, the input variables are furnace temperature, power of halogen lamps, and alternating magnetic field. The degree of ion activation was evaluated as a function of processing variables, using Hall effect measurements and Raman spectroscopy. The main effects were estimated to be furnace temperature and RTA power in increasing conductivity, explained by recrystallization of doped ions and change of an amorphous Si into a crystalline Si lattice. The ion activation using rapid thermal annealing is proven to be a highly efficient process in low temperature polycrystalline Si technology.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.27 no.12
• /
• pp.1865-1869
• /
• 1990

N-Channel polysilicon MOSFETs (W/L=20/1.5, 3, 5.10\ulcorner) were fabricated using RTP (Rapid Thermal Processor) and hydrogen passivation. The N+ source, drain and gate were annealed and recrystallized using RTP at temperature of 1000\ulcorner-1100\ulcorner. But the active areas were not specially crystallized before growing the gate oxide. Without the hydrogen passivarion, excellent transistor characteristics (ON/OFF=5.10**6, S=85MV/DEC, IL=51pA/\ulcorner) were obtained for 1.5\ulcorner MOSFET. Also the transistor characteristics were improved by hydrogen passivation.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.29 no.2
• /
• pp.95-100
• /
• 2016

We fabricated a tin sulfide (SnS) layer with Sn/Mo/glass layers followed by a RTP (rapid thermal processing), and studied the film growth and structural characteristics as a function of annealing temperature and time. The elemental sulfur (S) was cracked thermally and applied to form SnS polycrystalline film out of the Sn percursor at pre-determined pressures in the RTP tube. The sulfurization was done at the temperature from $200^{\circ}C$ to $500^{\circ}C$ for a time period of 10 to 40 min. At ${\leq}300^{\circ}C$, 20 min., p-type SnS thin films was grown and showed the best composition of at.% of [S]/[Sn] $${\sim_=}$$ 1 and [111] preferred orientation as investigated from using XRD (X-ray diffraction) analysis and EDS (energy dispersive spectroscopy) and SEM (scanning electron microscopy), and optical absorption by a UV-VIS spectrometer. In this paper, we report the details of growth characteristics of single phase SnS thin film as a function of annealing temperature and time associated with the pressure and ambient gas in the RTP tube.

• Laser Solutions
• /
• v.11 no.1
• /
• pp.19-24
• /
• 2008

It has been recognized that laser dicing of wafers results in low mechanical strength compared to the conventional sawing techniques. Thermal shock generated by rapid thermal loading is responsible for this problem. This work presents a two-dimensional ultra-short thermo elastic model for numerical simulation of femtosecond laser ablation of metals in the high-fluence regime where the phase explosion is dominant. Laser-induced thermoelastic stress is analyzed for Ni. The results show that the laser-induced thermal shock is large enough to induce mechanical damages.

• Transactions of Materials Processing
• /
• v.15 no.1 s.82
• /
• pp.15-20
• /
• 2006

The rapid thermal response (RTR) molding is a novel process developed to raise the temperature of mold surface rapidly to the polymer melt temperature prior to the injection stage and then cool rapidly to the ejection temperature. The resulting filling process is achieved inside a hot mold cavity by prohibiting formation of frozen layer so as to enable thin wall injection molding without filling difficulty. The present work covers flow simulation of thin wall injection molding using the RTR molding process. In order to take into account the effects of thermal boundary conditions of the RTR mold, coupled analysis with transient heat transfer simulation is suggested and compared with conventional isothermal analysis. The proposed coupled simulation approach based on solid elements provides reliable thin wall flow estimation for both the conventional molding and the RTR molding processes.

• Transactions of the Korean Society of Mechanical Engineers
• /
• v.16 no.4
• /
• pp.609-620
• /
• 1992

A numerical solution of temperature and thermally induced stress in a wafer during rapid thermal processing (R.T.P) is obtained, and an analysis of onset and propagation of slip is performed and compared with experiment. In order to calculate temperature distribution of a wafer in R.T.P system, heat conduction equation that incorporated with radiative and convective heat transfer model is solved, and the solution of the equation is calculated numerically using alternating direction implicit (A.D.I) method. In dealing with radiative heat transfer, a partially transparent body that absorbs the radiation energy is assumed and this transparent body undergoes multiple internal reflections and absorptions. Two dimensional (assuming plane stress) thermoelastic constitutive equation is used to calculate thermal stress induced in a wafer and finite element method is employed to solve the equation numerically. The stress resolved in the slip directions on the slip planes of silicon is compared with the yield stress of silicon in order to predict the slip. The result of the analysis shows that the wafer temperature at which slip occurs is affected by the heating rate of the R.T.P system. It is observed that once slip occurs in the wafer, the slip grows.

• 제어로봇시스템학회:학술대회논문집
• /
• 1997.10a
• /
• pp.1508-1511
• /
• 1997

In this paper, design parameters of Rapid Thermal Processing(RrW) to minimize the wafer tempera ture uniformity errors are proposed. 1,anip ling positions and the wafer height are important parameters for waf er temperature uniformity in R'I'P. We propose the method to seek lamp ling positions and the wafer height for optimal temperature uniformity. l'he ~~roposed method is applied to seek optimal lamp ling positions and the waf er height of 8 inch wafer. 'I'o seek the optimal lamp ling positions and the wafer height, we var\ulcorner. lamp ling 110s itions and the wafer height and then formulate the wafer temperature uniformity problem to the linear programmi ng problem. Finally, it is shown that the wafer temperature uniformity in RI'I' designed by optimal prarneters is improved to comparing with Ii'l'P designed by the other method.

• Journal of the Korean Institute of Telematics and Electronics D
• /
• v.34D no.10
• /
• pp.68-76
• /
• 1997

In this paper, design parameters of rapid thermal processing(RTP) to minimize the wafer temperature uniformity errors are proposed. Lamp ring positions and the wafer height are important parameters for wafer temperature uniformity in RTP. We propose the method to seek lamp ring positions and the wafer gheight for optimal temperature uniformity. The proposed method is applied to seek optimal lamp ring positions and the wafer feight of 8 inch wafer. To seek the optimal lamp ring positions and the wafer height, we vary lamp ring positions and the wafer height and then formulate the wafer temperature uniformity problem to the linear programming problem. Finally, it is shown that the wafer temperature uniformity in RTP designed by optimal problem. Finally, it is hsown that the wafer temperature uniformity is RTP designed by optimal parameters is improved to comparing with RTP designed by the other method.

• Proceedings of the Korean Vacuum Society Conference
• /
• 1995.02a
• /
• pp.21-21
• /
• 1995