• 한국전기전자재료학회논문지
• /
• 제19권2호
• /
• pp.126-129
• /
• 2006

We investigated an optimized condition of the capacitor threshold voltage implantation(capacitor $V_T$ Implant) in planar P-MOS DRAM Cell. Several samples with different condition of the capacitor $V_T$ Implant were prepared. It appeared that for the capacitor $V_T$ Implant of $BF_2\;2.0{\times}l0^{13}\;cm^{-2}$ 15 KeV, refresh time is three times larger than that of the sample, in which capacitor $V_T$ Implant is in $BF_2\;1.0{\times}l0^{13}\;cm^{-2}$ 15 KeV. Raphael simulation revealed that the lowed maximum electric field and lowed minimum depletion capacitance ($C_{MIN}$) under the capacitor resulted in well refresh characteristics.

• 한국소음진동공학회:학술대회논문집
• /
• 한국소음진동공학회 2014년도 추계학술대회 논문집
• /
• pp.562-562
• /
• 2014

Assessment of aerodynamic noise is becoming increasingly important for automotive manufacturers. Flow passing a vehicle may indeed lead to high interior noise level and affect cabin comfort. Interior noise results from various mechanisms including aerodynamic fluctuations of the disturbed flow around the side mirror or pillar, hydrodynamic and acoustic loading of the car panels and windows, vibration of these panels and acoustic radiation inside the vehicle. Objective of the present study is to capture these important mechanisms in a simulation model and demonstrate the ability of the combined simulation tools Fluent / Virtual.Lab to provide accurate aerodynamic and interior noise prediction results. Previous study focused on the noise generated by the turbulence around the A-pillar structure of the HSM (Hyundai simplified model). The present study also includes the effect of the side-mirror and rain-gutter structures. Complete modeling process is presented including details on the unsteady CFD simulation and the vibro-acoustic model with absorption materials. Guidelines and best practices for building the simulation model are also discussed.

• 전자공학회논문지
• /
• 제50권10호
• /
• pp.67-75
• /
• 2013

본 논문에서는 RSD(Raised Source/Drain)구조를 가지는 FinFET에서 3차원적 전류 흐름을 고려한 소스와 드레인의 해석적 저항모델을 제시한다. FinFET은 Fin을 통해 전류가 흐르기 때문에 소스/드레인의 기생저항이 크고 채널을 포함한 전체저항에서 중요한 부분을 차지한다. 제안하는 모델은 3차원적 전류흐름을 고려하여 contact부터 channel 직전 영역까지의 소스/드레인 저항을 나타내며 contact저항과 spreading저항의 합으로 이루어져 있다. Contact저항은 전류의 흐름을 고려한 가이드라인을 통해 작은 저항의 병렬합으로 모델링되고 spreading저항은 적분을 통해 구현했다. 제안된 모델은 3D numerical solver인 Raphael의 실험결과를 통해 검증했다. 본 연구에서 제안된 기생저항 모델을 BSIM-CMG와 같은 압축모델에 구현하여 DC 및 AC 성능 예측의 정확도를 높일 수 있을 것이다.

• International Journal of Naval Architecture and Ocean Engineering
• /
• 제10권5호
• /
• pp.617-628
• /
• 2018

Several techniques have been developed in the last years for energy conversion and aeronautic propulsion plants monitoring and diagnostics, to ensure non-stop availability and safety, mainly based on machine learning and pattern recognition methods, which need large databases of measures. This paper aims to describe a simulation based monitoring and diagnostic method to overcome the lack of data. An application on a gas turbine powered frigate is shown. A MATLAB-SIMULINK(R) model of the frigate propulsion system has been used to generate a database of different faulty conditions of the plant. A monitoring and diagnostic system, based on Mahalanobis distance and artificial neural networks have been developed. Experimental data measured during the sea trials have been used for model calibration and validation. Test runs of the procedure have been carried out in a number of simulated degradation cases: in all the considered cases, malfunctions have been successfully detected by the developed model.

• Steel and Composite Structures
• /
• 제16권6호
• /
• pp.595-609
• /
• 2014

The paper is reporting some comparisons between experimental and numerical results in terms of failure mode, failure time and ballistic properties of mild steel sheet. Several projectile shapes have been considered to take into account the stress triaxiality effect on the failure mode during impact, penetration and perforation. The initial and residual velocities as well as the failure time have been measured during the tests to estimate more physical quantities. It has to be noticed that the failure time was defined using a High Speed Camera (HSC). Thanks to it, the impact forces (average and maximum level), were analyzed using numerical simulations together with an analytical description coupled to experimental observations. The key point of the model is the consideration of a shape function to define the pulse loading during perforation.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 1996년도 Proceedings of the Korea Automatic Control Conference, 11th (KACC); Pohang, Korea; 24-26 Oct. 1996
• /
• pp.259-262
• /
• 1996

This paper proposes an approach in modeling a 4x60inch Allis Chalmers Hydrocone Crusher [1] hydroset and presents some numerical simulation results. The mining and quarry industry is one of the industries which extensively use hydrocone crushers, which are a family of cone crushers, for rock size reduction. Field studies have proved that if proper control and management of these machines is undertaken, they can yield an increased production output of more than 30%, in addition substantial savings in both energy consumption per unit ton produced and manpower can be easily realized. In order to achieve these economic benefits, high performance from these machines is expected. Implementing automatic control for such machines would be a great leap towards achieving both economic benefits and more effective fool-proof predictive maintenance. But, unfortunately, for such a control system to be designed, it necessary to make a mechatronical model of this plant. The plant model is able to give us an insight into variations of both the plant gap setting (displacement) and system pressure due to variable loading arising from the crushing process.

• ETRI Journal
• /
• 제26권6호
• /
• pp.583-588
• /
• 2004

In this paper we investigate the effect of a shield metal line inserted between adjacent bit lines on the refresh time and noise margin in a planar DRAM cell. The DRAM cell consists of an access transistor, which is biased to 2.5V during operation, and an NMOS capacitor having the capacitance of 10fF per unit cell and a cell size of $3.63{\mu}m^2$. We designed a 1Mb DRAM with an open bit-line structure. It appears that the refresh time is increased from 4.5 ms to 12 ms when the shield metal line is inserted. Also, it appears that no failure occurs when $V_{cc}$ is increased from 2.2 V to 3 V during a bump up test, while it fails at 2.8 V without a shield metal line. Raphael simulation reveals that the coupling noise between adjacent bit lines is reduced to 1/24 when a shield metal line is inserted, while total capacitance per bit line is increased only by 10%.