• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.38 no.11
• /
• pp.63-70
• /
• 2001

We demonstrate the MMIC (monolithic microwave integrated circuit) frequency doublers generating stable and low-cost 29 GHz local oscillator signals from 14.5 GHz input signals. These devices were designed and fabricated by using the M MIC integration process of $0.1\;{\mu}m$ gate-length PHEMTs (pseudomorphic high electron mobility transistors) and passive components. The measurements showed S11 or -9.2 dB at 145 GHz, S22 of -18.6 dG at 29 GHz and a minimum conversion loss of 18.2 dB at 14.5 GHz with an input power or 6 dBm. Fundamental signal of 14.5 GHz were suppressed below 15.2 dBe compared to the second harmonic signal at the output port, and the isolation characteristics of fundamental signal between the input and the output port were maintained above :i0 dB in the frequency range 10.5 GHz to 18.5 GHz. The chip size of the fabricated MMIC frequency doubler is $1.5{\times}2.2\;mm^2$.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.48 no.10
• /
• pp.72-81
• /
• 2011

In this paper, we proposed and designed a novel floating point converter which supports single and double precisions of IEEE754 standard. The proposed convertor supports conversions between floating point number single/double precision and signed fixed point number(32bits/64bits) as well as conversions between signed integer(32bits/64bits) and floating point number single/double precision and conversions between floating point number single and double precisions. We defined a new internal format to convert various input types into one type so that overflow checking could be conducted easily according to range of output types. The internal format is similar to the extended format of floating point double precision defined in IEEE754 2008 standard. This standard specifies that minimum exponent bit-width of the extended format of floating point double precision is 15bits, but 11bits are enough to implement the proposed converting unit. Also, we optimized rounding stage of the convertor unit so that we could make it possible to operate rounding and represent correct negative numbers using an incrementer instead an adder. We designed single cycle data path and 5 cycles data path. After describing the HDL model for two data paths of the convertor, we synthesized them with TSMC 180nm technology library using Synopsys design compiler. Cell area of synthesis result occupies 12,886 gates(2 input NAND gate), and maximum operating frequency is 411MHz.

• Journal of Korean Society of Coastal and Ocean Engineers
• /
• v.23 no.6
• /
• pp.489-495
• /
• 2011

Fossil fuel energy has become a worldwide environmental issue due to its effect on global warming and depletion in its supply. Therefore, the interest in developing alternative energy source has been rising. Ocean energy, especially, has gained strength as an alternative energy source for its unlimited supply with low secondary risks. Among all the ocean energy, the west coast of Korea holds the field of large-scale energy development because of its distinctive tidal range. Tidal power plant construction at the sea may expedite multi development effects such as bridge roles, tourism resource effects and adjustability of flood inundation at the inner bay. This study introduces the validity of tidal power plant construction at Garilim Bay in west coast of Korea by examining anticipated hydraulic characteristics using EFDC model. Through EFDC numerical simulations, the feasibility of Garolim Bay as a tidal power plant field has been proved. And the most effective tidal power plant construction would be to install hydraulic turbine in the west side of bay entrance where ebb current is stronger, and install water gate in the east side of bay entrance where the flood current is superior.

• International Journal of Highway Engineering
• /
• v.14 no.3
• /
• pp.173-182
• /
• 2012

Entry and exits of the rest area are sections where designed speed can be rapidly change and also a weak traffic safety section. In addition, two tasks can be performed simultaneously at entry of the rest area, particularly searching for deceleration and parking spaces/parking sides etc. Thus, design criteria is required in order to procure the stability of accessed vehicle. In case of Korea, geometric structure design criteria of entry facilities, such as toll-gate, interchange, junction etc was established. However there are no presence in a detailed standards for geometric structure of the rest area which affiliated road facilities. In this study, Derive problems in regards to the entry of geometric structure of resting areas by utilizing a sight survey and an investigation research of traffic accidents. The survey was targeting 135 general service areas. After Classifying the design section of resting areas' entry as well as derive design elements on each section, a speed measurement by targeting entry of rest areas and car behavior surveys were performed, then each element's minimum standard was derived through the analyses. According to the speeds at the starting/end point of entrance connector road, the minimum length of the entrance connector road is decided as 40m using Slowing-down length formula and based on the driving pattern, the range of the junction setting angle of the entrance connector road is defined as $12^{\circ}{\sim}17^{\circ}$. Suggest improvement plans for existing rest areas that can be applied realistically. This should be corresponded to the standards of entry and exit of developed rest areas.

• Journal of Sensor Science and Technology
• /
• v.1 no.2
• /
• pp.173-181
• /
• 1992

Tantalum pentoxide($Ta_{2}O_{5}$) thin films on p-type (100) silicon wafer were fabricated by RF reactive sputtering. Physical properties and structure of the specimens were examined by XRD and AES. From the C-V analysis, the dielectric constant of $Ta_{2}O_{5}$ films was in the range of 10-12 in the reactive gas atmosphere in which 10% of oxygen gas is mixed. The ratio of Ta : 0 was 1 : 2 and 1 : 2.49 by AES and RBS examination, respectively. The heat-treatment at $700^{\circ}C$ in $O_{2}$ ambient led to induce crystallization. When the heat-treatment temperature was $1000^{\circ}C$, the dielectric constant was 20.5 in $O_{2}$ ambient and 23 in $N_{2}$ ambient, respectively. The crystal structure of $Ta_{2}O_{5}$ film was pseudo hexagonal of ${\delta}-Ta_{2}O_{5}$. The flat band voltage shift(${\Delta}V_{FB}$) of the specimens and the leakage current density were decreased for higher oxygen mixing ratio. The maximum breakdown field was 2.4MV/cm at the oxygen mixing ratio of 10%. The $Ta_{2}O_{5}$ films will be applicable to hydrogen ion sensitive film and gate oxide material for memory device.

• Journal of the Korean Vacuum Society
• /
• v.9 no.4
• /
• pp.315-320
• /
• 2000

We have investigated the crystal structure and electrical properties of Pt/SBT/$ZrO_2$/Si (MFIS) and Pt/SBT/Si (MFS) structures for the gate oxide of ferroelectric memory. XRD spectra and SEM showed that the SBT film of SBT/$ZrO_2$/Si structure had larger grain than that of SBT/Si structure. $ZrO_2$ film between SBT film and Si substrate is confirmed as a good candidate for a diffusion barrier by the analysis of AES. The remanent polarization decreased and coercive voltage increased in Pt/SBT/$ZrO_2$/Pt/$SiO_2$/Si structure. This effect may increase memory window of MFIS structure directly related to the coercive voltage. From the capacitance-volt-age characteristics, the memory windows of Pt/SBT (210 nm)/$ZrO_2$ (28 nm)/Si structure were in the range of 1~l.5 V at the applied voltage of 4~6 V. The current densities of Pt/SBT/ZrO$_2$/Si with as -deposited Pt electrode and annealed at $800^{\circ}C$ in $O_2$ambient were $8\times10^{-8} A/\textrm{cm}^2$ and $4\times10^{-8}A/\textrm{cm}^2$ , respectively.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.08a
• /
• pp.120-120
• /
• 2011

Graphene is a carbon based material and it has great potential of being utilized in various fields such as electronics, optics, and mechanics. In order to develop graphene-based logic systems, graphene field-effect transistor (GFET) has been extensively explored. GFET requires supporting devices, such as volatile memory, to function in an embedded logic system. As far as we understand, graphene has not been studied for volatile memory application, although several graphene non-volatile memories (GNVMs) have been reported. However, we think that these GNVM are unable to serve the logic system properly due to the very slow program/read speed. In this study, a GVM based on the GFET structure and using an engineered graphene channel is proposed. By manipulating the deposition condition, charge traps are introduced to graphene channel, which store charges temporarily, so as to enable volatile data storage for GFET. The proposed GVM shows satisfying performance in fast program/erase (P/E) and read speed. Moreover, this GVM has good compatibility with GFET in device fabrication process. This GVM can be designed to be dynamic random access memory (DRAM) in serving the logic systems application. We demonstrated GVM with the structure of FET. By manipulating the graphene synthesis process, we could engineer the charge trap density of graphene layer. In the range that our measurement system can support, we achieved a high performance of GVM in refresh (>10 ${\mu}s$) and retention time (~100 s). Because of high speed, when compared with other graphene based memory devices, GVM proposed in this study can be a strong contender for future electrical system applications.

• Journal of Sensor Science and Technology
• /
• v.12 no.2
• /
• pp.72-78
• /
• 2003

To observe the effect of excitation coil pitch on the micro fluxgate magnetic sensor, two sensors are fabricated using multi layer board process and the pitch distance of excitation coil are $260\;{\mu}m$ and $520\;{\mu}m$, respectively. The fluxgate sensor consists of five PCB stack layers including one layer of magnetic core and four layers of excitation and pick-up coils. The center layer as magnetic core is made of a Co-based amorphous magnetic ribbon with extremely high DC permeability of ${\sim}100,000$ and has a rectangular-ring shape to minimize the magnetic flux leakage. Four outer layers as excitation and pick-up coils have a planar solenoid structure and are made of copper foil. In case of the fluxgate sensor having the excitation coil pitch of $260\;{\mu}m$, excellent linear response over the range of $-100\;{\mu}T$ to $+100\;{\mu}T$ is obtained with sensitivity of 780 V/T at excitation sine wave of $3V_{p_p}$ and 360 kHz. The chip size of the fabricated sensing element is $7.3\;{\times}\;5.7\;mm^2$. The very low power consumption of ${\sim}8\;mW$ is measured. This magnetic sensor is very useful for various applications such as: portable navigation systems, telematics, VR game and so on.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.11 no.5
• /
• pp.796-805
• /
• 2000

A 30GHz band low noise amplifier module, which has linear gain of 30dB and noise figure of 2.6dB, for 30GHz satellite communication transponder was developed by use of MMIC and thin film MIC technologies. Two kinds of MMIC circuits were used for the low noise amplifier module, the first one is ultra low noise MMIC circuit and the other is wideband and high gain MMIC circuit. The pHEMT technology with 0.15$mu extrm{m}$ of gate length was applied for MMIC fabrication. Thin film microstrip lines on alumina substrate were used to interconnect two MMIC chips, and the thick film bias circuit board were developed to provide the stabilized DC bias. The input interface of the low noise amplifier module was designed with waveguide type to receive the signal from antenna directly, and the output port was adopted with K-type coaxial connector for interface with the frequency converter module behind the low noise amplifier module. Space qualified manufacturing processes were applied to manufacture and assemble the low noise amplifier module, and space qualification level of environment tests including thermal and vibration test were performed for it. The developed low noise amplifier was measured to show 30dB of minimum gain, $\pm$0.3dB of gain flatness, and 2.6dB of maximum noise figure over the desired operating frequency range from 30 to 31 GHz.

• Publications of The Korean Astronomical Society
• /
• v.21 no.2
• /
• pp.67-74
• /
• 2006

We have developed a control electronics system for an infrared detector array of KASINICS (KASI Near Infrared Camera System), which is a new ground-based instrument of the Korea Astronomy and Space science Institute (KASI). Equipped with a $512{\times}512$ InSb array (ALADDIN III Quadrant, manufactured by Raytheon) sensitive from 1 to $5{\mu}m$, KASINICS will be used at J, H, Ks, and L-bands. The controller consists of DSP(Digital Signal Processor), Bias, Clock, and Video boards which are installed on a single VME-bus backplane. TMS320C6713DSP, FPGA(Field Programmable Gate Array), and 384-MB SDRAM(Synchronous Dynamic Random Access Memory) are included in the DSP board. DSP board manages entire electronics system, generates digital clock patterns and communicates with a PC using USB 2.0 interface. The clock patterns are downloaded from a PC and stored on the FPGA. UART is used for the communication with peripherals. Video board has 4 channel ADC which converts video signal into 16-bit digital numbers. Two video boards are installed on the controller for ALADDIN array. The Bias board provides 16 dc bias voltages and the Clock board has 15 clock channels. We have also coded a DSP firmware and a test version of control software in C-language. The controller is flexible enough to operate a wide range of IR array and CCD. Operational tests of the controller have been successfully finished using a test ROIC (Read-Out Integrated Circuit).