• Journal of the Korean Society for Precision Engineering
• /
• v.31 no.6
• /
• pp.497-504
• /
• 2014

The digital signage display is actively researched as the next generation of large FPD. To commercialize those digital signage display, the manufacturing cost must be downed with printing method instead of conventional photolithography. Here, we demonstrate a reverse offset printed TFT electrodes for the digital signage display. For the fabricated source/drain and gate electrode, we used Ag ink, silicone blanket, Clich$\acute{e}$ and reverse offset printer. We printed uniform TFT electrode patterns with narrow line width(10 ${\mu}m$ range) and thin thickness(nm range). In the end the printing source/drain and gate electrode are successfully achieved by optimization of experimental conditions such as Clich$\acute{e}$ surface treatment, ink coating process, delay time, off/set process and curing temperature. Also, we checked that the printing align accuracy was within 5 ${\mu}m$.

• Journal of the Korean Society of Manufacturing Process Engineers
• /
• v.13 no.6
• /
• pp.73-81
• /
• 2014

In this paper, multiple gate locations and process conditions under concern are automatically optimized by considering robustness to minimize the injection pressure required to mold an automotive dashboard. Computer simulation-based experiments using orthogonal arrays(OA) and a design-range reduction algorithm are consolidated into an iterative search scheme, which is then used as a tool for the optimization process. The robustness of a design is evaluated using an OA-based simulation of process fluctuations due to noise as well as the signal-to-noise ratio. The optimal design solution for the automotive dashboard shows that the robustness of the injection pressure is significantly improved when compared to the initial design. As a result, both the die clamping force and the pressure distribution in the part cavity are also much improved in terms of their robustness.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.14 no.5
• /
• pp.549-556
• /
• 2014

This paper proposes a highly power-efficient single-inductor multiple-outputs (SIMO) DC-DC converter with a gate charge sharing method in which gate charges of output switches are shared to improve the power efficiency and to reduce the switching power loss. The proposed converter was fabricated by using a $0.18{\mu}m$ CMOS process technology with high voltage devices of 5 V. The input voltage range of the converter is from 2.8 V to 4.2 V, which is based on a single cell lithium-ion battery, and the output voltages are 1.0 V, 1.2 V, 1.8 V, 2.5 V, and 3.3 V. Using the proposed gate charge sharing method, the maximum power efficiency is measured to be 87.2% at the total output current of 450 mA. The measured power efficiency improved by 2.1% compared with that of the SIMO DC-DC converter without the proposed gate charge sharing method.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.49 no.1
• /
• pp.1-7
• /
• 2012

We have developed a new gate driver circuit for liquid crystal displays using oxide thin-film transistors (TFTs). In the new gate driver, negative gate bias is applied to turn off the oxide TFTs because the oxide TFT occasionally has negative threshold voltage (VT). In addition, we employed three parallel pull-down TFTs that are turned on in turns to enhance the stability. SPICE simulation showed that the proposed circuit worked successfully covering the VT range of -3 V ~ +6 V And fabrication results confirmed stable operation of the new circuit using oxide TFTs.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.13 no.8
• /
• pp.651-657
• /
• 2000

The notching effect in etching of undoped amorphous silicon gate had different characteristics and mechanism comparing with reported ones. The undoped amorphous silicon was etched by using HBr gas plasma. First in the region of small line width the potential increased as a result of ions in the exposed surface of oxide and the incident ions between the small line widths were deflected more wide range therefore the depth of notching was shallow and wide. Second in the region of large line width of gate electrons were charged on the top of photoresist and the side of gate a part of ions deflected. The deflected ions were partly charged positive on the side of gate and then these partly charged ions produced potential difference. Therefore ions stored up more at independent line than at dense line and notching became deeper by Br ion bombardments.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.6
• /
• pp.10-15
• /
• 2008

In this paper, a new NMOS gate cross-connected current-mirror type bridge rectifier for UHF RFID applications is presented. The DC converting characteristics of the proposed rectifier are analyzed with the high frequency equivalent circuit and the gate capacitance reduction technique for reducing the gate leakage current due to the increasing of operating frequency is also proposed theoretically by circuitry method. As the results, the proposed rectifier shows nearly same DC output voltages as the existing NMOS gate cross-connected rectifier, but it shows the gate leakage current reduced to less than 1/4 and the power consumption reduced more than 30% at the load resistor, and it shows more stable DC supply voltages for the valiance of load resistance. In addition, the proposed rectifier shows high enough and well-rectified DC voltages for the frequency range of 13.56MHz HF(for ISO 18000-3), 915MHz UHF(for ISO 18000-6), and 2.45 GHz microwave(for ISO 18000-4). Therefore, the proposed rectifier can be used as a general purpose one to drive RFID transponder chips on various RFID systems which use specified frequencies.

• Journal of the Korean Institute of Telematics and Electronics
• /
• v.11 no.2
• /
• pp.40-45
• /
• 1974

It is indicated that in SCR the anode current can be controlled by ajusting the gate voltage when the magnitude of anode current lies in the range of 10-2 to 10-3 Amperes. This fact is applied to make a simple sinusoidal oscillator circuit which has the negative resistance characteristics in its gate circuit by inserting a proper resistor into its cathode circuit.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.13 no.4
• /
• pp.361-366
• /
• 2013

A full-range analytic drain current model for depletion-mode long-channel surrounding-gate nanowire field-effect transistor (SGNWFET) is proposed. The model is derived from the solution of the 1-D cylindrical Poisson equation which includes dopant and mobile charges, by using the Pao-Sah gradual channel approximation and the full-depletion approximation. The proposed model captures the phenomenon of the bulk conduction mechanism in all regions of device operation (subthreshold, linear, and saturation regions). It has been shown that the continuous model is in complete agreement with the numerical simulations.

• Proceedings of the International Microelectronics And Packaging Society Conference
• /
• 2002.05a
• /
• pp.198-202
• /
• 2002

$HfO_2$films were grown on Si substrate in the temperature range $250~550^{\circ}C$ using metal organic chemical vapor deposition (MOCVD) technique for a gate dielectric. Hafnium tart-butoxide and Oxygen gas were used as precursors and N2 was used as carrier gas. Impurity distribution and film structure(including interfacial layer) were studied at the deposition temperature range between 25$0^{\circ}C$ and $550^{\circ}C$. The growth rate and impurty distribution decreased with increasing temperature. The electrical properties of $HfO_2$were investigated with C-V, 1-V method and showed it has a good properties as a gate dielectric.

• Journal of the Korean Vacuum Society
• /
• v.4 no.S1
• /
• pp.108-112
• /
• 1995

Copper and aluminum selective deposition using (hfac)Cu(VTMS) and DMEAA precursors were performed in a warm-wall low pressure chemical vapour deposition reactor. The films of Cu and AI deposited on Corning 7059 glass and quartz with pattern of Cr seed metal. Selective deposition can be achieved at a pressure range of from 10-1 to 10 torr and substrate temperature range of 150-25$0^{\circ}C$. Selective deposition of Cu and AI by CVD is one of candidate for gate material formation fo larger area and high resolution plat panel displays.