• Journal of the Korea Institute of Military Science and Technology
• /
• v.20 no.4
• /
• pp.482-490
• /
• 2017

The radar signal processing procedure is divided into the pre-processing such as frequency down converting, down sampling, pulse compression, and etc, and the post-processing such as doppler filtering, extracting target information, detecting, tracking, and etc. The former is generally designed using FPGA because the procedure is relatively simple even though there are large amounts of ADC data to organize very quickly. On the other hand, in general, the latter is parallel processed by multiple DSPs because of complexity, flexibility and real-time processing. This paper presents the radar signal processor design using FPGA which includes not only the pre-processing but also the post-processing such as doppler filtering, bore-sight error, NCI(Non-Coherent Integration), CFAR(Constant False Alarm Rate) and etc.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.27 no.9
• /
• pp.865-871
• /
• 2016

This work presents a radar signal interferer to be used for evaluating the mutual interference among automotive radars. The developed interfering signal generator is composed of a reference signal generator and a 77 GHz transmitter. Reference signal generator is made up of commercial chips and board, it can generate various modulated signal such as triangular wave, sawtooth wave and random frequency hopping. The transmitter generates 77 GHz band signal by multiplying modulated reference signal frequency 28 times. Transmitter was fabricated using 65 nm CMOS process, it can operate horn antenna by built in on-chip waveguide feeder. The transmitter exhibited 7.31~8.06 dBm output power over a frequency lock range of 75.6~77 GHz.

• Journal of the Korea Institute of Military Science and Technology
• /
• v.24 no.4
• /
• pp.368-373
• /
• 2021

This paper presents a method of independent pulse repetition frequency(PRF) generation and control for frequency phase calibration on mono-pulse radar at a remote location. In order to generate an independent PRF signal of 320[Hz], pulse width modulation(PWM) of 16-bit timer/counter was applied. For a precision control of PRF signal, 16-bit timer/counter interrupt was changed for each period. Therefore, average frequency of PRF could be controlled by 0.0001[Hz]. To calibrate a frequency phase of mono-pulse radar at a remote location, the proposed PRF generator with a precision control of frequency was used regardless of receiving PRF signal from a radar. For the verification of the proposed PRF generator, theoretical analysis and experimental results are included.

• IEIE Transactions on Smart Processing and Computing
• /
• v.4 no.4
• /
• pp.258-264
• /
• 2015

The first 77 GHz transceiver that applies a heterodyne structure-based linear frequency modulation-frequency shift keying (LFM-FSK) front-end module (FEM) is presented. An LFM-FSK waveform generator is proposed for the transceiver design to avoid ghost target detection in a multi-target environment. This FEM consists of three parts: a frequency synthesizer, a 77 GHz up/down converter, and a baseband block. The purpose of the FEM is to make an appropriate beat frequency, which will be the key to solving problems in the digital signal processor (DSP). This paper mainly focuses on the most challenging tasks, including generating and conveying the correct transmission waveform in the 77 GHz frequency band to the DSP. A synthesizer test confirmed that the developed module for the signal generator of the LFM-FSK can produce an adequate transmission signal. Additionally, a loop back test confirmed that the output frequency of this module works well. This development will contribute to future progress in integrating a radar module for multi-target detection. By using the LFM-FSK waveform method, this radar transceiver is expected to provide multi-target detection, in contrast to the existing method.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.27 no.2
• /
• pp.176-187
• /
• 2016

It takes considerable time to generate accurate clutter signal using conventional clutter generation scheme. In this paper, real-time schemes are proposed, which have reasonable accuracy and are applicable to testing the radar performance. Proposed methods are compared through the simulation, which represented that clutter signal can be generated in real-time when using proposed methods for simulated signal generator.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.24 no.12
• /
• pp.1205-1214
• /
• 2013

Recently spaceborne SAR systems are increasing image resolution and frequency. As a high quality image resolution, the wider bandwidth is required and a wideband signal generator with RF component is very complicated and RF impairments of device is increased. Therefore, it is very important to improve performance by reducing these errors. In this study, the transmission signal of the wideband signal generator is applied to the phase noise, IQ imbalance, ripple gain, nonlinear model of high power amplifier. And we define possible structures of wideband signal generator and measure the PSLR and ISLR for the performance assesment. Also, we extract error of the amplitude and phase from the waveform and use a quadratic polynomial curve fitting and examine the performance change due to nonlinear device. Finally, we apply a high power amplifier predistortion method for non-linear error compensation. And we confirm that distortion in the output of the amplifier by intermodulation component is decreased by 15 dB.

• Journal of IKEEE
• /
• v.9 no.2 s.17
• /
• pp.136-142
• /
• 2005

This paper describes some major schemes for developing timing signal generator which can be used for testing of 3D radars. The developed generator has a function not only to simulate information on elevation angle for the simulated target signals but also to generate a modulated signal up to 80MHz. Because this generator has an internal modulating function instead of an external modulating function and has sufficient memory enough to change the parameters according to operating programs, it realization of various test-environments for testing a radar can be made with easy and with low expense.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.14 no.12
• /
• pp.2628-2635
• /
• 2010

This paper analyzes the detection probability of FMCW (Frequency Modulated Continuous Wave) radar based on Doppler frequency and analog-digital converter bit and designs and implements signal processing part of FMCW radar. For performance evaluation, the FMCW radar system consists of a transmitted part and a received part and uses AWGN channel. The system model is verified through analysis and simulation. Frequency offset occurs in the received part caused by the mismatching between the received signal and the reference signal. In case of Doppler frequency less than about 38KHz, performance degradation of detection does not occur in FMCW radar with 75cm resolution The analog-digital converter needs at least 6 bit in order not to degrade the detection probability. And, we design and implement digital signal processing part based on DDS chip of digital transmitted signal generator for FMCW radar.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.15 no.4
• /
• pp.637-642
• /
• 2020

In this study, the SLB(Sidelobe Blanking)/BLB(Blacklobe Blanking) design of the VHF band radar using the low-frequency band having a relatively larger beam width than the S-band or X-band radar. The antenna of the VHF band has a relatively large beam width, so it is reflected from the side lobe. If the reflected target signal is not processed into sidelobe, the false alarm rate of the radar increases by recognizing it from the main lobe signal. This method of SLB blocking is the elimination of the side lobe signal in the front of the array antenna using the central radiating element of the array antenna, and the blocking of side lobe signal from the antenna rear through BLB receiver block. After completed the radar implementation, The function of blocking of side lobe signals was confirmed through the system unit test by Simulated signal generator. Through this study, it will be used in the implementation of the side-lobe blocking technology of the array antenna for low-frequency band radar with large antenna size and beam width in the future.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.29 no.2
• /
• pp.138-141
• /
• 2018

In this paper, we describe the designed digital waveform of a linear frequency-modulated (FM) chirp signal using field-programmable gate arrays (FPGAs) for image radar, and this signal is modulated with an I-Q modulator, and multiplied by 24 frequency multipliers to obtain a 94-GHz W-band wideband chirp generator. The developed chirp generator is an FM signal with a 94-GHz carrier frequency and a 960-MHz bandwidth, and the flatness is less than 1.0 dB at intermediate frequency (IF) (3.9 GHz), 2.0 dB in the W-band, and it has a 0.3-W output power in the W-band.