• Title/Summary/Keyword: R.C.D

Search Result 6,144, Processing Time 0.044 seconds

Development of GPS Baseband Chip (GPS Baseband Chip 개발)

  • Cho, Jae-Bum;Lee, Tae-Hyoung;Lee, Yoon-Jick;Heo, Jung-Hun;Jung, Hwi-Sung;Jeong, Jun-Young;Yoon, Suk-Ki;Kim, Hak-Soo;Cho, Dong-Sik;Choi, Hoon-Soon
    • Proceedings of the KIEE Conference
    • /
    • 2003.07d
    • /
    • pp.2313-2315
    • /
    • 2003
  • This paper presents the development methods which Samsung GPS baseband chip is called S3E4510X. Specification of S3E4510X and design methodology of baseband architecture is presented with a study of their effects. Also GPS core block and software are described in detail. We designed and implemented the test board with RF module for evaluating performance via static test dynamic test and each performance factors using live signal and CPS simulator. Test results show that our development GPS baseband chip have effectively performance for mobile handset Location Based Service (LBS) and its practical use for navigation.

  • PDF

Technology Development of Early Diagnosis for Pregnancy in Deer

  • Lee, J. H.;Park, S.J.;Ryu, I. S.;Kim, I.C.;Lee, D.W.;Seo, K.H.;Heo, T.H.;Yu, C.H.;Kim, C.K;Baek, S.H.;Son, D.S.
    • Proceedings of the KSAR Conference
    • /
    • 2002.06a
    • /
    • pp.81-81
    • /
    • 2002
  • The deer was inseminated at the breeding season, which only shows appearance of the estrus cycles. Early diagnosis of pregnancy is very useful to select non-pregnant does and also very important to decide re-inseminations or mating for producing of calves. Therefore, for the development of techniques on the early diagnosis of pregnancy of deer, the results of this study were summarized as following. (omitted)

  • PDF

Core Technology for Prominent COT (Color Filter On TFT Array) Structure

  • Kim, D.G.;Park, S.R.;Kim, S.J.;Park, J.J.;Seo, C.R.;Chung, I.J.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.393-394
    • /
    • 2004
  • To get rid of cell assembly margin and have more process room of upper substrate, we developed truly COT (Color Filter On TFF Array) LCDs in that B/M (Black Matrix) as well as C/F (Color Filter) layer is located on TFT substrate. Novel B/M material is also developed for this COT structure. Difficulty in making contact hole through C/F layer was solved by making each C/F pattern isolated from others. We think this configuration will be core technology for prominent COT LCDs.

  • PDF

DctD- or NtrC-mediated in vitro Transcriptional Activation from Rhizobium meliloti and R. leguminosarum dctA Promoter (Rhizobium meliloti와 R. leguminosarum 의 dctA 프로모터에서 DctD 및 NtrC가 중재된 초 in vitro 전사활성)

  • 최상기;이준행
    • Microbiology and Biotechnology Letters
    • /
    • v.32 no.2
    • /
    • pp.190-194
    • /
    • 2004
  • The gene product of dctD (DctD) activates transcription from the dctA promoter regulatory region by the $\sigma^{54}$ -holoenzyme form ofRNA polymerase ($E\sigma^{54}$ ) in Rhizobium meliloti and R. leguminosarum. The Escherichia coli integration host factor (IHF) stimulated DctD-mediated activation from the dctA promoter regulatory region of R. leguminosarum but not R. meliloti. In the absence of UAS, IHF inhibited DctD-mediated activation from both of these promoter regulatory regions. IHF also inhibited activation from R. leguminosarum dctA by nitrogen regulatory protein C (NtrC), another activator of $E\sigma^{54}$ but not by one which lacks a specific binding site in this promoter regulatory region. IHF, however, stimulated NtrC-mediated activation from the R. meliloti dctA promoter. Upon removal of the UAS, IHF inhibited NtrC-mediated transcription activation from the R. meliloti dctA promoter regulatory region. These data suggest that IHF likely faciliates productive contacts between the activators NtrC or DctD and $E\sigma^{54}$ to stimulate activation from dctA promoter.

Development of World's Largest 21.3' LTPS LCD Using Sequential Lateral Solidification (SLS) Technology

  • Kang, Myung-Koo;Kim, H.J.;Chung, J.K.;Kim, D.B.;Lee, S.K.;Kim, C.H.;Chung, W.S.;Hwang, J.W.;Joo, S.Y.;Maeng, H.S.;Song, S.C.;Kim, C.W.;Chung, Kyu-Ha
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2003.07a
    • /
    • pp.241-244
    • /
    • 2003
  • The world largest 21.3" LTPS LCD has been successfully developed using SLS crystallization technology. Successful integration of gate circuit, transmission gate and level shifter was performed in a large area uniformly. Uniformity and high performance from high quality grains of SLS technology make it possible to come true a uniform large size LTPS TFT-LCD with half number of data driver IC's used in typical a-Si LCD. High aperture ratio of 65% was obtained using an organic inter insulating method, which lead a high brightness of 500cd/cm2.

  • PDF

STABILITY OF THE BERGMAN KERNEL FUNCTION ON PSEUDOCONVEX DOMAINS IN $C^n$

  • Cho, Hong-Rae
    • Communications of the Korean Mathematical Society
    • /
    • v.10 no.2
    • /
    • pp.349-355
    • /
    • 1995
  • Let $D \subset C^n$ be a smoothly bounded pseudoconvex domain and let ${\bar{D}_r}_r$ be a family of smooth perturbations of $\bar{D}$ such that $\bar{D} \subset \bar{D}_r$. Let $K_D(z, w)$ be the Bergman kernel function on $D \times D$. Then $lim_{r \to 0} K_{D_r}(z, w) = K_D(z, w)$ locally uniformally on $D \times D$.

  • PDF

System Level Architecture Evaluation and Optimization: an Industrial Case Study with AMBA3 AXI

  • Lee, Jong-Eun;Kwon, Woo-Cheol;Kim, Tae-Hun;Chung, Eui-Young;Choi, Kyu-Myung;Kong, Jeong-Taek;Eo, Soo-Kwan;Gwilt, David
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.5 no.4
    • /
    • pp.229-236
    • /
    • 2005
  • This paper presents a system level architecture evaluation technique that leverages transaction level modeling but also significantly extends it to the realm of system level performance evaluation. A major issue lies with the modeling effort. To reduce the modeling effort the proposed technique develops the concept of worst case scenarios. Since the memory controller is often found to be an important component that critically affects the system performance and thus needs optimization, the paper further addresses how to evaluate and optimize the memory controllers, focusing on the test environment and the methodology. The paper also presents an industrial case study using a real state-of-the-art design. In the case study, it is reported that the proposed technique has helped successfully find the performance bottleneck and provide appropriate feedback on time.