• Title/Summary/Keyword: Quadrature VCO

Search Result 23, Processing Time 0.016 seconds

Design of Tunable Quadratic Active-C Oscillator (발진주파수 조절이 가능한 2차 능동-C 발진기 설계)

  • Ahn, Joung-Cheol;Choi, Seok-Woo;Shin, Yun-Tae;Kim, Dong-Yong
    • Proceedings of the KIEE Conference
    • /
    • 1988.11a
    • /
    • pp.461-464
    • /
    • 1988
  • The design of VCO using OTA as active element is discussed in this paper. Several Quadrature oscillator structures ere presented. They use only OTAs and capacitors end are very useful for IC fablication. The frequency of oscillator, $\omega_0$ are proportional to the gm of the OTA and the structures are appropriate for high frequency yea and sinusoidal oscillator operation.

  • PDF

A CMOS Frequency Synthesizer for 5~6 GHz UNII-Band Sub-Harmonic Direct-Conversion Receiver

  • Jeong, Chan-Young;Yoo, Chang-Sik
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • v.9 no.3
    • /
    • pp.153-159
    • /
    • 2009
  • A CMOS frequency synthesizer for $5{\sim}6$ GHz UNII-band sub-harmonic direct-conversion receiver has been developed. For quadrature down-conversion with sub-harmonic mixing, octa-phase local oscillator (LO) signals are generated by an integer-N type phase-locked loop (PLL) frequency synthesizer. The complex timing issue of feedback divider of the PLL with large division ratio is solved by using multimodulus prescaler. Phase noise of the local oscillator signal is improved by employing the ring-type LC-tank oscillator and switching its tail current source. Implemented in a $0.18{\mu}m$ CMOS technology, the phase noise of the LO signal is lower than -80 dBc/Hz and -113 dBc/Hz at 100 kHz and 1MHz offset, respect-tively. The measured reference spur is lower than -70 dBc and the power consumption is 40 m W from a 1.8 V supply voltage.

A Timing Recovery Scheme for Variable Symbol Rate Digital M-ary QASK Receiver (가변 심볼율 MQASK(M-ary Quadrature Amplitude Keying) 디지털 수신기를 위한 타이밍 복원 방안)

  • Baek, Daesung;Lim, Wongyu;Kim, Chong-Hoon
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.38A no.7
    • /
    • pp.545-551
    • /
    • 2013
  • Timing recovery loop composed of the Timing Error Detector(TED), loop filter and resampler is widely used for the timing synchronization in MQASK receivers. Since TED is sensitive to the delay between the symbol period of the signal and sampling period, the output is averaged out when the symbol rate and sampling rate are quite different the recovery loop cannot work at all. This paper presents a sampling frequency discriminator (SRD), which detects the frequency offset of the sampling clock to the symbol clock of the MQASK data transmitted. Employing the SRD, the closed loop timing recovery scheme performs the frequency-aided timing acquisition and achieve the synchronization at extremely high sampling frequency offset, which can be used in variable symbol rate MQASK receivers.