• 제목/요약/키워드: Propagation delay

검색결과 535건 처리시간 0.026초

Prediction model of wave propagation inside buildings including specular and diffracted transmission and reflection

  • Kim, Seong-Cheol
    • 한국통신학회논문지
    • /
    • 제23권6호
    • /
    • pp.1592-1601
    • /
    • 1998
  • The growing use of unlicensed wireless systems has spurred interest in the 2.4 Ghz ISM band. In order to facilitate the efficient design of such systems, understandings of the propserties of radio wave propagation in buildings is necessary. Many authors have reported about statistical propagation models based on the extensive measurements in buildings. However, measurement based statistical analysis will not be enough for the optimum deployment of the communication systems in the specific building. Aviding expensive measurements in the individual buildings prior to installation, or adjustments afterwards, theoretical prediction models have been developed to predict the path loss and delay spread from the building floor plane. Predictions shows good agreements with measurements except for a few environments which was surrounded by heavy scatterers.

  • PDF

버퍼 삽입을 이용한 Delay와 Noise 특성 개선을 위한 연구 (Improvement of Delay and Noise Characteristics by Buffer Insertion)

  • 유만성;신현철
    • 대한전자공학회논문지SD
    • /
    • 제41권6호
    • /
    • pp.81-90
    • /
    • 2004
  • 집적회로 시스템이 고집적화 됨에 따라, 연결선은 회로 전체 성능을 결정하는 중요한 요소가 되었다. 버퍼 삽입은 연결선의 성능 향상의 효과적인 방법이다. 하나의 신호선이 허용 범위를 넘는 전달지연시간을 가질 때, 우리는 하나 또는 그 이상의 버퍼를 삽입하여 지연시간을 줄일 수 있다. 이제까지 많은 연구들에서 하나의 신호선에 대해 버퍼를 삽입하는 방법을 개발하였으나, 우리는 여러 신호선에 동시에 버퍼 위치를 찾아 버퍼를 삽입하는 방법을 연구하였다 이 방법은 여러 개의 신호선에 버퍼를 삽입하는 위치를 찾는 어려움을 효과적인 방법을 이용하여 그 위치를 결정한다. 또한 본 연구에서는 fan-out이 여럿인critical path에 대해서도 버퍼 삽입으로 지연시간을 최적화하는 기술을 개발하였다. 이 방법은 Elmore Delay 모델을 이용하여 지연시간을 계산하고 각 신호선에 지연시간을 최적화 할 수 있는 버퍼를 결정한다.

광 지연선을 이용한 FMCW 전파고도계 시뮬레이터 개발 (Development of an FMCW Radar Altimeter Simulator Using Optical Delay Lines)

  • 이재환
    • 한국전자파학회논문지
    • /
    • 제28권3호
    • /
    • pp.208-216
    • /
    • 2017
  • 본 논문은 주파수 변조 연속파(FMCW) 전파고도계의 성능평가를 위한 전파고도계 시뮬레이터 설계 및 개발 내용에 관한 것이다. 전파고도계 시뮬레이터는 전파고도계의 송신 신호를 인가받아 표적과의 거리에 해당하는 만큼 시간 지연된 가상의 수신 신호를 만들어 주는 역할을 하는데, 본 논문에서는 종래의 전파지연 방식인 RF 지연방식의 기술적 한계를 극복하여 광섬유를 지연소자로 활용함으로써 실제 비행고도에 맞는 다양한 고도의 모의를 가능하게 하였다. 또한, 실제 비행 환경에서 발생할 수 있는 도플러 천이(Doppler shift) 및 재밍(jamming)을 모의할 수 있도록 시뮬레이터를 설계하였다. 개발한 시뮬레이터의 성능은 자체 성능평가 및 전파고도계 연동시험을 통해 성공적으로 검증하였다.

관 내 과도 난류유동에 대한 대형와 모사 (Large-eddy Simulation of Transient Turbulent Flow in a Pipe)

  • 정서윤;정용만
    • 대한기계학회논문집B
    • /
    • 제32권9호
    • /
    • pp.720-727
    • /
    • 2008
  • Time delay effects on near-wall turbulent structures are investigated by performing a large-eddy simulation of a transient turbulent flow in a pipe. To elucidate the time delay effects on the near-wall turbulence, we selected the dimensionless acceleration parameter which was used in the previous study. Various turbulent statistics revealed the distinctive features of the delay. It was shown that the dynamic Smagorinsky model is valid to capture the alterations of the turbulence physics well. A dimensionless time for the responses of the flow quantities was introduced to give the detailed information on the delay of the nearwall turbulence. The conditionally-averaged flow fields associated with Reynolds shear stress producing events show that sweep and ejections are closely related to the delays of the turbulence production and the turbulence propagation toward the pipe center. The present study suggested that the enhanced anisotropy of the turbulence in the initial and transient stages would be a challenging problem to standard turbulence models.

에너지 효율이 우수한 XOR-XNOR 회로 설계 (Design of an Energy Efficient XOR-XNOR Circuit)

  • 김정범
    • 전기전자학회논문지
    • /
    • 제23권3호
    • /
    • pp.878-882
    • /
    • 2019
  • XOR(exclusive-OR)-XNOR(exclusive NOR) 회로는 고 성능 산술 연산에 필요한 4-2 압축 회로(4-2 compressor)의 기본 구성 요소이다. 본 논문에서는 에너지 효율이 우수한 XOR-XNOR 회로를 제안한다. 제안한 회로는 임계 경로의 내부 기생 캐패시턴스를 감소시켜 전파 지연 시간을 감소시켰으며, 모든 입력 조합의 경우에 완벽한 출력 값을 가지며 8개의 트랜지스터로 설계되었다. 기존 회로와 비교하여 제안한 회로는 전파 지연 시간이 14.5% 감소하였으며, 전력 소모는 1.7% 증가하였다. 따라서 전력 소모와 지연 시간의 곱 (power-delay product: PDP)과 에너지와 지연 시간의 곱 (energy-delay product: EDP) 각각 13.1%, 26.0% 감소하였다. 제안한 회로는 0.18um CMOS 표준공정을 이용하여 설계하였으며 SPICE 시뮬레이션을 통해 타당성을 입증하였다.

제주국제공항의 지연과 Turnaround Time 간의 상관관계 분석 (Correlation Analysis between Delay and Turnaround Time at Jeju International Airport)

  • 이충섭;김동신;김혜욱;백호종
    • 한국항공운항학회지
    • /
    • 제30권1호
    • /
    • pp.1-11
    • /
    • 2022
  • The capacity of Jeju International Airport has reached its limit due to a surge in air traffic demand such as passengers and cargo and the continuous expansion of Low Cost Carriers (LCC). Despite COVID-19 that has began in November 2019, Jeju International Airport still has continuous demand in terms of passenger and cargo transportation. As a result, it is undeniable that the delay rate also unexpectedly increased as the air traffic volume at Jeju International Airport continued to increase. In this study, the correlation between Turnaround Time and delay rates of national airlines is analyzed based on past flight data at Jeju International Airport, and the cumulative delay time trend for sampled airlines is compared with Turnaround Time. Through this study, it is expected to contribute to securing aircraft operation efficiency and on-time by analyzing delays related to Turnaround Time at Jeju International Airport.

Estimation and Prediction-Based Connection Admission Control in Broadband Satellite Systems

  • Jang, Yeong-Min
    • ETRI Journal
    • /
    • 제22권4호
    • /
    • pp.40-50
    • /
    • 2000
  • We apply a "sliding-window" Maximum Likelihood(ML) estimator to estimate traffic parameters On-Off source and develop a method for estimating stochastic predicted individual cell arrival rates. Based on these results, we propose a simple Connection Admission Control(CAC)scheme for delay sensitive services in broadband onboard packet switching satellite systems. The algorithms are motivated by the limited onboard satellite buffer, the large propagation delay, and low computational capabilities inherent in satellite communication systems. We develop an algorithm using the predicted individual cell loss ratio instead of using steady state cell loss ratios. We demonstrate the CAC benefits of this approach over using steady state cell loss ratios as well as predicted total cell loss ratios. We also derive the predictive saturation probability and the predictive cell loss ratio and use them to control the total number of connections. Predictive congestion control mechanisms allow a satellite network to operate in the optimum region of low delay and high throughput. This is different from the traditional reactive congestion control mechanism that allows the network to recover from the congested state. Numerical and simulation results obtained suggest that the proposed predictive scheme is a promising approach for real time CAC.

  • PDF

시간 지연 신경망을 이용한 동작 분석 (Motion Analysis with Time Delay Neural Network)

  • 장동식;이만희;이종원
    • 제어로봇시스템학회논문지
    • /
    • 제5권4호
    • /
    • pp.419-426
    • /
    • 1999
  • A novel motion analysis system is presented in this paper. The proposed system is inspired by processing functions observed in the fly visual system, which detects changes in input light intensities, determines motion on both the local and the wide-field levels. The system has several differences from conventional motion analysis system. First, conventional systems usually focused on matching similar feature or optical flow, but neural network is applied in this system. Back propagation is used by learning method, and Tine Delay Neural Network (TDNN) is also used as analysis method. Second, while conventional systems usually limited on only two frames of sequence, the proposed system accept multiple frames of sequence. The experimental results showed a 94.7% correct rate with a speed of 71.47 milli seconds for real and synthetic images.

  • PDF

Thermal Aware Buffer Insertion in the Early Stage of Physical Designs

  • Kim, Jaehwan;Ahn, Byung-Gyu;Kim, Minbeom;Chong, Jongwha
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제12권4호
    • /
    • pp.397-404
    • /
    • 2012
  • Thermal generation by power dissipation of the highly integrated System on Chip (SoC) device is irregularly distributed on the intra chip. It leads to thermal increment of the each thermally different region and effects on the propagation timing; consequently, the timing violation occurs due to the misestimated number of buffers. In this paper, the timing budgeting methodology considering thermal variation which contains buffer insertion with wire segmentation is proposed. Thermal aware LUT modeling for cell intrinsic delay is also proposed. Simulation results show the reduction of the worst delay after implementing thermal aware buffer insertion using by proposed wire segmentation up to 33% in contrast to the original buffer insertion. The error rates are measured by SPICE simulation results.

Financial Data Mining Using Time delay Neural Networks

  • Kim, Hyun-Jung;Shin, Kyung-Shik
    • 한국지능정보시스템학회:학술대회논문집
    • /
    • 한국지능정보시스템학회 2001년도 The Pacific Aisan Confrence On Intelligent Systems 2001
    • /
    • pp.122-127
    • /
    • 2001
  • This study investigates the effectiveness of time delay neural networks(TDNN) for the time dependent prediction domain. Although it is well-known fact that the back-propagation neural network(BPN) performs well in pattern recognition tasks, the method has some limitations in that it can only learn an input mapping of static (or spatial) patterns that are independent of time of sequences. The preliminary results show that the accuracy of TDNN is higher than the standard BPN with time lag. Our proposed approaches are demonstrated by the stork market prediction domain.

  • PDF