• 한국멀티미디어학회논문지
• /
• 제19권5호
• /
• pp.818-825
• /
• 2016

The existing R-peak detection research suggests improving the distortion of the signal such as baseline variations in ECG signals by using preprocessing techniques such as a bandpass filtering. However, preprocessing can introduce another distortion, as it can generate a false detection in the R-wave detection. In this paper, we propose an R-peak detection algorithm in ECG signal, based on primitive signal in order to detect reliably an R-peak in baseline variation. First, the proposed algorithm decides the primitive signal to represent the QRS complex in ECG signal, and by scaling the time axis and voltage axis, extracts multiple primitive signals. Second, the algorithm detects the candidates of the R-peak using the value of the voltage. Third, the algorithm measures the similarity between multiple primitive signals and the R-peak candidates. Finally, the algorithm detects the R-peak using the mean and the standard deviation of similarity. Throughout the experiment, we confirmed that the algorithm detected reliably a QRS group similar to multiple primitive signals. Specifically, the algorithm can achieve an R-peak detection rate greater than an average rate of 99.9%, based on eight records of MIT-BIH ADB used in this experiment.

• 전자공학회논문지SC
• /
• 제38권1호
• /
• pp.27-34
• /
• 2001

[ $GF(2^m)$ ]의 기약 3항식인 $x^m+x+1$을 이용한 승산기 알고리즘은 Mastrovito에 의해 제안되었다. 본 논문에서는 기약 3항식 $x^m+x+1$에서 1$GF(2^m)$상의 원시 기약 3 항식을 전개하여 회로를 간략화 하였으며, 제안된 승산기 설계는 규칙적이며 모듈러 구조, 그리고 간단한 제어신호를 요하기 때문에 VLSI 실현이 용이하다고 사료된다.

• 제어로봇시스템학회:학술대회논문집
• /
• 제어로봇시스템학회 1987년도 한국자동제어학술회의논문집; 한국과학기술대학, 충남; 16-17 Oct. 1987
• /
• pp.694-698
• /
• 1987

In this paper, the primitive and double combined motion classification of the arm is discussed using pattern recognition of EM signal. The EM signals are detected from Ag-Ag/Cl surface electrodes, and IBM PC, calculated the Likelyhood probability and the decision function on the feature space of integral absolute value. Multiclass decision rule is introduced for higher decision rate. On our experimental results from expert simulator, the decision rate of more than 78% can be obtained.

• ETRI Journal
• /
• 제31권6호
• /
• pp.732-740
• /
• 2009

This paper describes the implementation of a digital audio effect system-on-a-chip (SoC), which integrates an embedded digital signal processor (DSP) core, audio codec intellectual property, a number of peripheral blocks, and various audio effect algorithms. The audio effect SoC is developed using a software and hardware co-design method. In the design of the SoC, the embedded DSP and some dedicated hardware blocks are developed as a hardware design, while the audio effect algorithms are realized using a software centric method. Most of the audio effect algorithms are implemented using a C code with primitive functions that run on the embedded DSP, while the equalization effect, which requires a large amount of computation, is implemented using a dedicated hardware block with high flexibility. For the optimized implementation of audio effects, we exploit the primitive functions of the embedded DSP compiler, which is a very efficient way to reduce the code size and computation. The audio effect SoC was fabricated using a 0.18 ${\mu}m$ CMOS process and evaluated successfully on a real-time test board.

• 대한의용생체공학회:학술대회논문집
• /
• 대한의용생체공학회 1989년도 춘계학술대회
• /
• pp.19-22
• /
• 1989

This paper represents a syntactic peak detection algorithm which detects peaks in the ECG signal. In the algorithm, the input waveform is linearly approximated by "split-and-merge" method, and then each line segment is symbolized with primitive set. The peeks in the symbolized input waveform are recognized by the finite-state automata, which the deterministic finite-state language is parsed by. This proposed algorithm correctly detects peaks in a normal ECG signal as well as in the abnormal ECG signal such as tachycardia and the contaminated signal with noise.

• Journal of Electrical Engineering and information Science
• /
• 제2권4호
• /
• pp.59-65
• /
• 1997

In this paper, a general fuzzy syntactic method for recognition of flaw patterns and for the measurement of flaw characteristic parameters for a non-destructive inspections signal, called eddy-current, is presented. Solutions are given to the subtasks of primitive pattern selection, signal to symbol transformation, pattern grammar formulation, and event-synchronous flaw pattern extraction based on the grammars. Fuzzy attribute grammars are used as the model for the pattern grammar because of their descriptive power in the face of uncertain constraints caused by nose or distortion in the signal waveform, due to their ability to handle syntactic as well as semantic information. This approach has been implemented and the performance of eh resultant system has been evaluated using a library of law patterns obtained from steam generator tubes in nuclear power plants by an eddy current-based non-destructive inspection method.

• Journal of Positioning, Navigation, and Timing
• /
• 제12권1호
• /
• pp.1-9
• /
• 2023

The problem of classifying a non-line-of-sight (NLOS) signal in a multipath channel is important to improve global navigation satellite system (GNSS) positioning accuracy in urban areas. Conventional deep learning-based NLOS signal classifiers use GNSS satellite measurements such as the carrier-to-noise-density ratio (CN_0), pseudorange, and elevation angle as inputs. However, there is a computational inefficiency with use of these measurements and the NLOS signal features expressed by the measurements are limited. In this paper, we propose a Convolutional Neural Network (CNN)-based NLOS signal classifier that receives successive Auto-correlation function (ACF) outputs according to a time-series, which is the most primitive output of GNSS signal processing. We compared the proposed classifier to other DL-based NLOS signal classifiers such as a multi-layer perceptron (MLP) and Gated Recurrent Unit (GRU) to show the superiority of the proposed classifier. The results show the proposed classifier does not require the navigation data extraction stage to classify the NLOS signals, and it has been verified that it has the best detection performance among all compared classifiers, with an accuracy of up to 97%.

• 정보과학회 컴퓨팅의 실제 논문지
• /
• 제21권10호
• /
• pp.631-638
• /
• 2015

최근 모바일 환경에서 작동 가능한 음성 인식 시스템에 대한 수요가 급격히 증대되고 있다. 본 논문은 음소 기반 한국어 음성 인식 시스템에 적용하기 위한 새로운 한국어 음소 경계 검출 방안을 제안한다. 먼저 입력 신호는 동일한 크기의 블록들을 구성한다. 제안하는 방식은 입력 음성 신호의 각 블록에 대해 계산되는 변동성 지표와, 부호가 동일한 인접 샘플들의 집합인, 블록 내의 각 벌크에 대해 계산되는 벌크 지표를 음소 경계 검출의 기반 지표로 사용한다. 두 가지 기반 지표를 결합하여 활용하는 세 개의 전용 인식 알고리즘을 사용하여, 모음, 유성 자음, 그리고 무성 자음을 차례로 인식하여 음소 간 경계를 검출한다. 실험 결과를 통해, 제안하는 방식을 사용함으로써 기존의 경계 검출 방식에 비해 오류율을 현저히 감소시킬 수 있음을 확인하였다.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2000년도 ITC-CSCC -1
• /
• pp.318-321
• /
• 2000

This paper propose the method of constructing the highly efficiency adder and multiplier systems over finite fie2, degree of uk terms, therefore we decrease k into m-1 degree using irreducible primitive polynomial. We propose two method of control signal generation for perform above decrease process. One method is the combinational logic expression and the other method is universal signal generation. The proposed method of constructing the highly adder/multiplier systems is as following. First of all, we obtain algorithms for addition and multiplication arithmetic operation based on the mathematical properties over finite fields, next we construct basic cell of A-cell and M-cell using T-gate and modP cyclic gate. Finally we construct adder module and multiplier module over finite fields after synthesize ${\alpha}$$\^$k/ generation module and control signal CSt generation module with A-cell and M-cell. Then, we propose the future research and prospects.

• Journal of information and communication convergence engineering
• /
• 제9권4호
• /
• pp.435-440
• /
• 2011

This paper propose the method of constructing the highly efficiency adder and multiplier systems over finite fields. The addition arithmetic operation over finite field is simple comparatively because that addition arithmetic operation is analyzed by each digit modP summation independently. But in case of multiplication arithmetic operation, we generate maximum k=2m-2 degree of ${\alpha}^k$ terms, therefore we decrease k into m-1 degree using irreducible primitive polynomial. We propose two method of control signal generation for the purpose of performing above decrease process. One method is the combinational logic expression and the other method is universal signal generation. The proposed method of constructing the highly adder/multiplier systems is as following. First of all, we obtain algorithms for addition and multiplication arithmetic operation based on the mathematical properties over finite fields, next we construct basic cell of A-cell and M-cell using T-gate and modP cyclic gate. Finally we construct adder module and multiplier module over finite fields after synthesizing ${\alpha}^k$ generation module and control signal CSt generation module with A-cell and M-cell. Next, we constructing the arithmetic operation unit over finite fields. Then, we propose the future research and prospects.