• 한국정보디스플레이학회:학술대회논문집
• /
• 한국정보디스플레이학회 2005년도 International Meeting on Information Displayvol.II
• /
• pp.1436-1439
• /
• 2005

A novel current-type data driver for active matrix organic light emitting diode (AMOLED) is proposed for current uniformity enhancement among its output channels. New architecture is composed of shadow DACs that precharge output stages, a single-real DAC that correct the output level to a real target current level and output stages that operate in 3 states of sampling, correcting and driving. Simulation results show that the proposed driving method and circuits improve the current uniformity among output channels of a current-type driver IC.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2003년도 하계종합학술대회 논문집 II
• /
• pp.815-818
• /
• 2003

New sensing and writing schemes for a magneto-resistive random access memory (MRAM) with a twin cell structure are proposed. In order to enhance the cell reliability, a scheme of the low voltage precharge is employed to keep the magneto resistance (MR) ratio constant. Moreover, a common gate amplifier is utilized to provide sufficient voltage signal to the bit line sense amplifiers under the small MR ratio structures. To enhance the writing reliability, a current mode technique with tri-state current drivers is adopted. During write operations, the bit and /bit lines are connected. And 'HIGH' or 'LOW' data is determined in terms of the current direction flowing through the MTJ cell. With the viewpoint of the improved reliability of the cell behavior and sensing margin, HSPICE simulations proved the validity of the proposed schemes.

• 대한전자공학회논문지
• /
• 제27권6호
• /
• pp.901-909
• /
• 1990

With a wide spread of 32 bit personal computers, a simple structure and high performance memory system have been highly required. In this paper, a memory block is constructed by using a modified hierarchical bit line in which the DRAM bit line and the latch which works as a SRAM cell are integrated by an interface gate. And the new architecture memory DSRAM(Dynamic Static RAM) is proposed by interleaving the 16 memory block. Because the DSRAM works with 16 page, the page is miss ratio becomes small and the RAS precharge time which is incurred by page miss is shortened. So the DSRAM can implement an optimum page interleaving and it has good compatibility to the existing DRAMs. The DSRAM can be widely used in small computers as well as a high performance memory system.

• 전자공학회논문지C
• /
• 제35C권7호
• /
• pp.37-45
• /
• 1998

A 32-b self-timed parallel carry look-ahead adder (PCLA) designed for 0.5.mum. single threshold low power CMOS technology is demonstrated to operate with 2.7nsec delay at 8mW under 1V power supply. Compared to static PCLA and DPL adder, the self-timed PCLA designed with NORA logic provides the best performance at the power consumption comparable to other adder structures. The wave pipelined clock control play a crucial role in achieving the low power, high performance of this adder by eliminating the unnecessary power consumption due to the short-circuit current during the precharge phase. Th enoise margin has been improved by adopting the physical design of staic CMOS logic structure with controlled transistor sizes.

• 한국산업융합학회 논문집
• /
• 제7권1호
• /
• pp.115-120
• /
• 2004

An indoor air cleaner consisting of a dielectric barrier discharge system and an electrostatic precipitator (ESP) was experimentally investigated. The function of the dielectric barrier discharge is to precharge particles by producing nonthermal plasma before indoor air enters ESP, leading to an enhancement in dust collection efficiency. The dependence of particle size distribution on the plasma discharge was examined to understand the mechanism of the particle precharging. The plasma discharge was found to increase the electrical force of the particles, rather than agglomerate them. Coarse particles in the range of 0.5 to $5.0{\mu}m$ were observed to be easily collected by this indoor air cleaner, and the present study laid emphasis on the removal of fine particles of $0.3{\mu}m$. The collection efficiency of the fine particles was largely enhanced by the plasma discharge.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2000년도 하계학술대회 논문집 D
• /
• pp.3097-3099
• /
• 2000

In this paper, we design PLL for a low jitter and fast locking time that is used a new simple precharged CMOS phase frequency detector(PFD). The proposed PFD has a simple structure with using only 18 transistors. Futhermore, the PFD has a dead zone 25ps in the phase characteristic which is important in low jitter applications. The phase and frequency error detection range is not limited as the case of other precharge type PFDs. the simulation results base on a third order PLL are presented to verify the lock in process with the proposed PFD. the PLL using the new PED is designed using 0.25${\mu}m$ CMOS technology with 2.5V supply voltage.

• 한국통신학회논문지
• /
• 제19권3호
• /
• pp.401-417
• /
• 1994

본 논문에서는 논리 모니터링 방식에 의해 stuck-at(s-at)고장, stuck-open(s-op)고장 및 stuck on(s-on) 고장을 검출하기 위한 Domino CMOS회로의 테스트용이화 셀계기법을 제안한다. Domino CMOS게이트내 nMOS트랜지스터들의 s-op고장과 s-on고장을 검출하기 위하여 한개의 pMOS 트랜지스터를 부가하고 단일 게이트 및 다단 Domino CMOS회로내 인버어터의 pMOS트랜지스터 s-on 고장을 검출하기 위해서 한개의 nMOS트랜지스터를 부가한가. 부가된 트랜지스터는 Domino CMOS를 테스트 모드에서 pseudo nMOS회로로 동작하도록 만든다. 따라서 일반 domino CMOS회로의 테스트 시 회로지연에 의한 오동작을 방지하는 선충전(precharge phase)과 논리결정(evaluation phase)의 이상(two-phase)동작을 필요로 하지 않아 테스트 시간과 테스트 생성의 복잡도를 줄일 수 있게 된다. 제안된 회로에서는 대부분의 고장들이 단일 테스트 패턴에 의해 검출되는데 이에따라 경로지연이나 타임스큐, 전하재분배 및 그리치 등에 의해 테스트가 무효화되는 것을 피할 수 있으며 테스트 패턴 생성을 위하여 기존의 자동 테스트패턴생성기(ATPG)를 이용할 수 있는 장점을 갖는다.

• 설비공학논문집
• /
• 제15권9호
• /
• pp.733-737
• /
• 2003

The purpose of this study is to analyze the particle removal characteristics of a commercial air cleaner based on the electrostatic precipitator. The air cleaner consists of a positive corona precharger to precharge particles and a collector to remove the charged particles. The test for particle removal efficiency is conducted with tobacco smoke particles of 1.27${\mu}{\textrm}{m}$ in mass median diameter. The result of one-pass filtration test shows that the filtration efficiency is more than 90% for the particles larger than 2.5 Um, while the efficiency for the particles of 0.5～1.0${\mu}{\textrm}{m}$ in case of 4.18 CMM is 70%. For the test room of 5,800${\times}$3,400${\times}$2,600㎣, the concentration of tobacco smoke particles decreases up to 30% of initial values within 30 minutes due to natural reduction and up to 90% of initial values within 30 minutes with the air cleaner operation.

• Journal of Korean Society for Atmospheric Environment
• /
• 제17권E2호
• /
• pp.53-59
• /
• 2001

A hybrid dust-collector combining electrostatic charging with fabric filtration method was developed, and its performance characteristics were evaluated in this study. Charged particles build porous dendritic structure on the surfaces of filter by electrostatic attraction, increasing the collection efficiency of dust particles and reducing the pressure drop through the deposited dust layer and filter media. The cleaning performance of the dust layer is improved because the dendritic structured dust layer can be removed more easily by pulse jet cleaning flow. The results of the experiment showed a reduction of fine particle emission of 37% and the energy saving of 13% by precharging dust particles before filtration.

• ETRI Journal
• /
• 제37권6호
• /
• pp.1188-1198
• /
• 2015

In this paper, a multi-time programmable (MTP) cell based on a $0.18{\mu}m$ bipolar-CMOS-DMOS backbone process that can be written into by using dual pumping voltages - VPP (boosted voltage) and VNN (negative voltage) - is used to design MTP memories without high voltage devices. The used MTP cell consists of a control gate (CG) capacitor, a TG_SENSE transistor, and a select transistor. To reduce the MTP cell size, the tunnel gate (TG) oxide and sense transistor are merged into a single TG_SENSE transistor; only two p-wells are used - one for the TG_SENSE and sense transistors and the other for the CG capacitor; moreover, only one deep n-well is used for the 256-bit MTP cell array. In addition, a three-stage voltage level translator, a VNN charge pump, and a VNN precharge circuit are newly proposed to secure the reliability of 5 V devices. Also, a dual memory structure, which is separated into a designer memory area of $1row{\times}64columns$ and a user memory area of $3rows{\times}64columns$, is newly proposed in this paper.