• The Transactions of the Korean Institute of Electrical Engineers D
• /
• v.55 no.12
• /
• pp.511-517
• /
• 2006

The key issues in high power, high energy applications such as electromagnetic launchers include safety, reliability, flexibility, efficiency, compactness, and cost. To explore some of the issues, a control scheme for a large current wave-forming was designed, built and experimentally verified using a 2.4MJ pulse power system (PPS). The PPS was made up of eight capacitors bank unit, each containing six capacitors connected in parallel. Therefore there were 48 capacitors in total, with ratings of 22kV and 50kJ each. Each unit is charged through a charging switch that is operated by air pressure. For discharging each unit has a triggered vacuum switch (TVS) with ratings of 200kA and 250kV. Hence, flexibility of a large current wave-forming can be obtained by controlling the charging voltage and the discharging times. The whole control system includes a personal computer(PC), RS232 and RS485 pseudo converter, electric/optical signal converters and eight 80C196KC micro-controller based capacitor-bank module(CBM) controllers. Hence, the PC based controller can set the capacitor charging voltages and the TVS trigger timings of each CBM controller for the current wave-forming. It also monitors and records the system status data. We illustrated that our control scheme was able to generate the large current pulse flexibly and safely by experiments. The our control scheme minimize the use of optical cables without reducing EMI noise immunity and reliability, this is resulting in cost reduction. Also, the reliability was increased by isolating ground doubly, it reduced drastically the interference of the large voltage pulse induced by the large current pulse. This paper contains the complete control scheme and details of each subsystem unit.

• Proceedings of the KIEE Conference
• /
• 1994.07a
• /
• pp.345-347
• /
• 1994

It is importent to have the switching frequency of power supplies increase in order to reduce their size and weight. But according to increasing the switching frequency, there are several defacts - that is switching losses, high voltage/current stresses and conduction losses and so on. That's why soft switching method was proposed. This paper presents the simulation and analysis of the new proposed Full bridge Zero-Voltage-Transition PWM DC-DC converter for developing that unit. This circuit doesen't increase the voltage and current stresses of main MOSFET switches. Voltage type quasi-resorent method is applied and expected high effenciency. Switching frequency is 100KHz and main switches are MOSFET.

• Proceedings of the KIEE Conference
• /
• 1997.11a
• /
• pp.426-428
• /
• 1997

This paper presents the linearized optimal PWM techniques for current source GTO converter. This proposed method is to linearize an optimal PWM modulation strategy so that the turn-on/off-periods of the GTO switches can be computed on-line in real-time for any modulation index. This allows the rapid and continuous regulation of the DC output current while producing the sinusoidal AC input current waveform and unit power factor.

• The Transactions of the Korean Institute of Electrical Engineers
• /
• v.41 no.6
• /
• pp.579-587
• /
• 1992

This paper is to study on the step-up DC-DC converter for power system which yields output characteristics of low voltage and high current, such as fuel cell generation system. DC-AC-DC scheme is suggested for high ratio of voltage conversion. Three phase MOSFET-SPWM inverter is adopted for intermediate AC conversion and inverter output frequency is chosen at 400[Hz] in order to reduce the size of magnetic circuit and DC filter. Since control strategy which combines voltage controller with current controller in parallel is used, good output performance is obtained both in steady state and in transient state like load variation, not only in single unit operation but also in parallel operation.

• 제어로봇시스템학회:학술대회논문집
• /
• 2001.10a
• /
• pp.69.6-69
• /
• 2001

The SSPA makes the power level of EIRP up to 16W, and compensates for temperature to the SSPA´s maximum stability. The up and the down converters are dually conversed like as individual synthesizers for selecting of independent transmit-receive transponder. The function of the up-converter is to convert the 70MHz IF signal modulated in the indoor unit modem into a 14.0 ∼ 14.5 GHz Ku-band up-link signal to be sent to the antenna. The down-converter converts the 12.25 ∼ 12.75 GHz Ku-band down-link signal or a trouble malfunction of SSPA may be a fatal factor to operation of the whole satellite communication network. Therefore, this study developed the remote monitoring and control program to monitor the SSPA´s status before the problem occurs for stable operation of the system. This software ...

• Proceedings of the KIPE Conference
• /
• 2018.07a
• /
• pp.51-53
• /
• 2018

This paper describes the design and implementation of a circuit consisting of a simmer power supply unit and a series trigger unit that can be applicable to xenon lamp driving. An LCC resonant converter based on the continuous conduction mode (CCM) is applied to the simmer circuit and by using the current output control it is possible to maintain the ionization of the lamp which has the negative resistance load characteristic. At the same time, in order to generate a high voltage, a series trigger circuit which has a number of capacitors and diodes is designed. The generated high trigger output voltage could ionize the xenon gas. This paper explains the configuration and features of the integrated circuit system, and verifies the proposed design and stable operation of the xenon lamp. The experimental and simulation results show the not only rationality but also stability of the proposed circuit.

• Journal of IKEEE
• /
• v.22 no.4
• /
• pp.1012-1018
• /
• 2018

In this paper, CMOS SAR (Successive Approximation Register) A/D converter with 1.8V supply voltage is designed for IoT sensor processing. This paper proposes design of a 12-bit SAR A/D converter with two A / D converters in parallel to improve the sampling rate. A/D converter1 of the two A/D converters determines all the 12-bit bits, and another A/D converter2 uses the upper six bits of the other A/D converters to minimize power consumption and switching energy. Since the second A/D converter2 does not determine the upper 6 bits, the control circuits and SAR Logic are not needed and the area is minimized. In addition, the switching energy increases as the large capacitor capacity and the large voltage change in the C-DAC, and the second A/D converter does not determine the upper 6 bits, thereby reducing the switching energy. It is also possible to reduce the process variation in the C-DAC by proposed structure by the split capacitor capacity in the C-DAC equals the unit capacitor capacity. The proposed SAR A/D converter was designed using 0.18um CMOS process, and the supply voltage of 1.8V, the conversion speed of 10MS/s, and the Effective Number of Bit (ENOB) of 10.2 bits were measured. The area of core block is $600{\times}900um^2$, the total power consumption is $79.58{\mu}W$, and the FOM (Figure of Merit) is 6.716fJ / step.

• Proceedings of the KIPE Conference
• /
• 2001.10a
• /
• pp.639-643
• /
• 2001

Recently, photovoltaic system has been studied widely as a renewable energy system, because it does not produce environmental pollution and it has infinity energy source from the sun. A study on photovoltaic system has a lot of problems like as reappearance and repetition of some situation in the laboratory experiment for development of MPPT algorithm and islanding detection algorithm, because output characteristics of solar cell are varied by irradiation and surface temperature of solar cell. And this system is consisted a lot of solar cell unit. Therefore, the assistant equipment which emulates the solar cell characteristics which can be controlled arbitrarily by researcher is require to the researchers for reliable experimental data. In this paper, the virtual implement of solar cell (VISC) system is proposed to solve these problems and to achieve reliable experimental result on photovoltaic system. VISC system emulates the solar cell output characteristics, and this system can substitute solar cell in laboratory experiment system. To realize the VISC, mathematical model of solar cell is studied for driving converter and the DC/DC converters are compared in viewpoint of tracking error using computer simulation. And then analysis of parallel and series characteristics was done for combination of VISC model.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.33A no.4
• /
• pp.152-161
• /
• 1996

In tis work, a three-stage pipelined A/D converter (ADC) was implemented to obtain 10-bit resolution at a conversion rate of 20 msamples/s for video applications. The ADC consists of three identical stages employing a mid-rise coding technique. The interstage errors such as offsets and clock feedthrough are digitally corrected in digitral logic by one overlapped bit between stages. The proposed ADC is optimized by adopting a unit-capacitor array architecture in the MDAC to improve the differential nonlinearity and the yield. Reduced power dissipation has been achieve dby using low-power latched comparators. The prototype was fabricated in a 0.8$\mu$m p-well CMOS technology. The ADC dissipates 160 mW at a 20 MHz clock rate with a 5 V single supply voltage and occupies a die area of 7 mm$^{2}$(2.7 mm $\times$ 2.6mm) including bonding pads and stand-alone internal bias circuit. The typical differential and integral nonlinarities of the prototype are less than $\pm$ 0.6 LSB and $\pm$ 1 LSB, respectively.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.63 no.10
• /
• pp.1467-1472
• /
• 2014

This paper study on powering characteristic on speed variation of propulsion system of prototype 8200 electric locomotive propulsion system through simulation modeling. For this purpose, it being applied in the field of railway IGBT (Insulated Gate Bipolar Transistor) elements are used. Converter was performed PLL (Phase-Locked Loop) control method that is used to control the phase and output voltage, and the inverter was carried an indirect vector control method to control the speed of traction motor. The results of simulation by modeling and experimental unit, we was confirmed that converter is controlled a unity power factor and output voltage by reference voltage. Also traction motor was controlled by indirect vector control and SVPWM inverter switching method very well.