• 제어로봇시스템학회:학술대회논문집
• /
• 2003.10a
• /
• pp.113-117
• /
• 2003

The digital systems include the noise in power supply, ground and packaging due to a simultaneous switching of signal, signal reflections and distortions on single and multiple transmission lines. The requirement for the controlled impedance on a PCB can be both a critical success factor and a design challenge. So, the invented tool simulates the tracks controlled impedance with the test coupon. It can saves the design time and supports the economical PCB design.

• Proceedings of the IEEK Conference
• /
• 1999.06a
• /
• pp.149-153
• /
• 1999

As VLSI technology advances rapidly, the operating frequency of digital systems becomes very fast. In such a high-speed system, there are many factors that threaten signal integrity. The noise sources in digital system include the noises in power supply, ground bounce and packaging media and distortions on single and multiple transmission lines. This paper will present a technology survey useful in the design of Gigabit interconnection systems. Some case studies have been constructed which show the lossy transmission line effect of skin effect. dielectric loss, with backplane connectors using the theoretical and practical conditions.

• Proceedings of the KIEE Conference
• /
• 1998.07e
• /
• pp.1592-1595
• /
• 1998

The rock fragmentation system with a capacitor bank, switching device, cable and blasting electrode are described. Utilization of the chemical energy from the electrolyte and the pseudospark with a large current capacity suggested the commercialization possibility of the rock fragmentation system. The vibration and noise level of the pulsed blasting is acceptable in the most ground breaking. And also the electromagnetic force produced by the inductor is introduced for the rock fragmentation.

• The Journal of the Acoustical Society of Korea
• /
• v.31 no.5
• /
• pp.309-316
• /
• 2012

This paper suggest configuration method of small-size system and design method of module using multi power. In particular module designed to focus on PDN(Power Distribution Network) and filter configuration method to improve the characteristics of noise sensitive analog IC. For the prevention of high-voltage noise, manufactured module is used the ground-isolated technique and via stitching, and is connected grounds with a series of filters. In this paper, so we analyzed PDN structure through the simulation using lumped modeling and confirmed through measurement. Simulation results, when connecting 4.7uH inductor, we made certain that noise of -7dB decreases much more than when it did not. And it was confirmed 12% less than Background Noise.

• Proceedings of the KIEE Conference
• /
• 2001.07a
• /
• pp.497-500
• /
• 2001

Shunt reactors are used to compensate for capacitive VARs generated by lightly loaded transmission lines or underground cables. They are normally connected to the transformer tertiary winding. Dry-type shunt reactors have the advantage compared with oil-immersed shunt reactor as followings. Lower investment and maintenance cost, No fire hazard and no environmental concerns, Simple insulation to ground, Response to transient overvoltage less severe, Linearity of inductance versus load current, Lower-acoustic noise, Easier transport and handling due to lower weight, No oil-collecting system must be provided since there is no oil that can leak into the ground.

• The Transactions of the Korean Institute of Electrical Engineers C
• /
• v.55 no.5
• /
• pp.245-249
• /
• 2006

Corona characteristics of conductors are dependent on the electric field conditions in the immediate vicinity of the conductors. In case of DC transmission line, particularly, the space charge plays an important role in the electric field distribution. Therefore, DC corona cage simulation is necessary for long-term test in the same conditions. This paper presents the results of designing and constructing hardwares such as DC power supply, measurement system and DAS to carry out the simulation. The corona cage longitudinally is divided into five equal length sections and three inner sections of those are isolated from the ground of outer cage. The measurement items are radio noise, corona current, television noise, audible noise and meteorological conditions. In the next step, various simulations about the type and configuration of two or three candidate conductors will be conducted. And then finally an environmentally-friendly conductor for HVDC overhead transmission line will be decided.

• Journal of the Earthquake Engineering Society of Korea
• /
• v.23 no.6
• /
• pp.321-327
• /
• 2019

We performed seismic noise level analysis to access the proper functioning of 11 newly established seismic stations in the southeastern region of Korea. One-hour long segments of seismograms were selected from the continuous data of the 3 elements for 61 days from March 1, 2019. For each segment of data, the power spectral density (PSD) was estimated from the continuous back ground noise data of the 3 elements for periods ranging from 0.02~100 s. The median noise levels (NLs) of the stations were compared with the new noise model (NNM) of USGS and NLs of station TJN installed in a tunnel on a granite basement. We observed that the NLs of the newly installed seismometers were between the upper and lower limit of the NNM. In a comparison with the noise level of station TJN, the new seismometers had their own noteworthy features. The NLs from accelerometers (Epi-sensors) were ~ 40 dB higher than the NLs from velocimeters (STS-sensors) for periods > 10 s, which is because the small and light Epi-sensors are sensitive to environmental changes. Daily and weekly variations in spectral noise level were observed clearly in short periods < 1 s, and these are considered to be related to human activities. The seismometers in boreholes showed ~20 dB weaker NLs in the cultural noise band. The NLs of accelerometers at a depth of 30 m were also much lower by 30 dB for long periods > 10 sec. Overall the functioning of the new velocimeter and accelerometer stations was reliable for periods ranging from 0.02~100 s and 0.02~10 s, respectively.

• Proceedings of the IEEK Conference
• /
• 2000.11a
• /
• pp.279-282
• /
• 2000

As digital systems continue to use components with faster edge rates and clock speeds, transmission of the digital information in these systems approaches the microwave realm. At these speeds digital signal fidelity becomes both a critical success factor and design challenge. The noise sources in digital systems include the noise in power supply, ground and packaging media due to simultaneous switching of drivers, signal reflections and distortions on single and multiple transmission lines. This paper presents theory, case studies and design considerations of gigabit interconnection for network and communication systems. The case studies show HSPICE and Ampredictor simulations of alternate approaches. Various subjects including skin effect and dielectric losses, interconnect simulations and crosstalks of connector, affected signal discontinuity, are addressed.

• Journal of Computing Science and Engineering
• /
• v.6 no.4
• /
• pp.257-266
• /
• 2012

This paper overviews clock design problems related to the circuit reliability in deep submicron design technology. The topics include the clock polarity assignment problem for reducing peak power/ground noise, clock mesh network design problem for tolerating clock delay variation, electromagnetic interference aware clock optimization problem, adjustable delay buffer allocation and assignment problem to support multiple voltage mode designs, and the state encoding problem for reducing peak current in sequential elements. The last topic belongs to finite state machine (FSM) design and is not directly related to the clock design, but it can be viewed that reducing noise at the sequential elements driven by clock signal is contained in the spectrum of reliable circuit design from the clock source down to sequential elements.

• Proceedings of the IEEK Conference
• /
• 2002.06e
• /
• pp.51-54
• /
• 2002

As digital systems continue to use components with faster edge rate and clock speeds, transmission of the digital information can take place many troubles. The increasing requirement for controlled impedance PCBs becomes both a critical success factor and a design challenge. Especially, the noise sources in digital system include the noise in power supply, ground and packaging due to simultaneous switching of signal, signal reflections and distortions on single and multiple transmission lines. This paper simulates the tracks controlled impedance with the test coupon. So, it can saves the design time and supports the economical PCB design.