• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 2003년도 추계학술대회 논문요약집
• /
• pp.39-39
• /
• 2003

• 한국재료학회지
• /
• 제8권6호
• /
• pp.532-537
• /
• 1998

본 연구는 반도체 공정중 습식세정시 사용되는 초순수내에서의 오존의 거동과 오존이 주입된 초순수와 실리콘 웨이퍼와의 반응성에 대해 연구하였다. 초순수내 오존의 용해도는 주입되는 오존의 농도와 초순수의 온도가 낮을수록 증가하였고 주입되는 오존의 농도에 정비례하여 증가하였다. 초순수내 오존의 반감기는 초순수내 오존의 용해농도와 초순수의온도가 낮을수록 증가함을 나타내었고 반응차수는 약 1.5로 계산되었다. 초순수의산화환원전위(redox potential)값은 오존 주입시 5분 이내에 포화되어 일정한 값을 나타내었고 주입되는 오존의 농도가 증가함에 따라 약간 증가하였다. HF처리된 실리콘 웨이퍼는 오존이 2ppm 이상 용해된 초순수에서 세정하였을 때 1분 이내에 접촉각이 $10^{\circ}$미만의 친수성 표면을 형성하였고 piranha 세정액($H_2SO_4$과 $H_2O_2$의 혼합액)에 의해 형성된 자연산화막보다 오존이 주입된 초순수에 의해 형성된 산화막이 약간 더 두꺼움을 Spectroscopic Ellip-someter에 의해 관찰하였다. 오존의 농도가 1.5ppm에서 90초내에 계면활성제로 오염된 실리콘 웨이퍼를 piranha용액과 오존이 함유된 황산 그리고 오존이 함유된 초순수에서 세정시 오존이 함유된 초순수가 가장 탁월한 오염제거능력을 나타내었다.

• 한국표면공학회지
• /
• 제54권6호
• /
• pp.365-370
• /
• 2021

In this research, we proceeded with research on plasma resistance of the cleaning process of APS(Atmospheric Plasma Spray)-Y₂O₃ coated parts used for semiconductor and display plasma process equipment. CF₄, O₂, and Ar mixed gas were used for the plasma environment, and respective alconox, surfactant, and piranha solution was used for the cleaning process. After APS-Y₂O₃ was exposed to CF₄ plasma, the surface changed from Y₂O₃ to YF₃ and a large amount of carbon was deposited. For this reason, the plasma corrosion resistance was lowered and contamination particles were generated. We performed a cleaning process to remove the defect-inducing surface YF₃ layer and carbon layer. Among three cleaning solutions, the piranha cleaning process had the highest detergency and the alconox cleaning process had the lowest detergency. Such results could be confirmed through the etching amount, morphology, composition, and accumulated contamination particle analysis results. Piranha cleaning process showed the highest detergency, but due to the very large thickness reduction, the base metal was exposed and a large number of contaminated particles were generated. In contrast, the surfactant cleaning process exhibit excellent properties in terms of surface detergency, etching amount, and accumulated contamination particle analysis.

• 대한전기학회논문지:전기물성ㆍ응용부문C
• /
• 제55권3호
• /
• pp.107-110
• /
• 2006

We fabricated the monolayers onto QCM by self-assembly using viologen, which has been widely used as electron acceptor. A gold electrode of the QCM was cleaned by piranha solution and prepared the ethanol-acetonitrile(1:1) solution with 2 m mol/l viololgen compounding of pure hi gas. We determined the time dependence to resonant frequency shift during self-assembly process and the electrochemical behavior of the self-assembled viologen monolayers by cyclic voltammetry. With increasing scan rate, the redox peak current of the viologen increased linearly. This was signified that the redox reaction was reversible. The EQCM measurements revealed the anions transfer during redox reactions, respectively. From the EQCM data, the well-defined shape peaks were nearly equal charges by cyclic voltammetry.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년도 제37회 하계학술대회 논문집 C
• /
• pp.1390-1391
• /
• 2006

본 연구에서는 전도성 분자로 잘 알려진 4,4-Di(ethynyl phenyl) -2'-nitro-1-(thioacetyl)-benzene(nitro - benzene) 분자를 Au (111) 표면에 자기조립하고, ultra high vacuum scanning tunneling microscopy (UHV-STM)을 사용하여 STM tip과 sample 사이의 거리를 변화시키면서 전기전도 특성을 측정하였다. Au 기판제작은 연증착시스템 (Thermal Evaporation System)으로 제작하였으며, piranha 용액 ($H_{2}SO_{4}\;:\;H_{2}O_{2}$=3:1)을 사용하여 전치리한 후, 자기조립 단분자막 (SAMs)을 형성하였다. 먼저 1-octanethiol을 ethanol solution용액 1 mM/L 농도에서 24시간 동안 자기조립한 후에, ethanol를 solution 용액으로 이용하여 nitro-benzene를 0.1 nM/L 농도로 암실에서 30분간 자기조립 하였다. 자기조림 후 solution을 제거하기 위해 에탄올로 세척하여 $N_2$로 건조시켰다. 이 조건하에서 UHV-STM을 사용하여 nitro-benzene SAMs의 실시간 모폴로지의 변화에 따른 nitro-benzene의 전기전도 특성을 STM tip - SAMs - Au 기판의 수직구조로 STM tip과 nitro-benzene의 거리를 변화시키면서, tunneling current을 조사하였다. 측정 결과 Z-position 변화에 대한 tunneling current와 resistance의 변화를 확인할 수 있었다.

• 한국전기전자재료학회논문지
• /
• 제18권7호
• /
• pp.622-627
• /
• 2005

In this study, electrical properties of self-assembled dipyridinium dithioacetate molecule onto the Au(111) substrate is observed using Scanning Tunneling Microscopy(STM) by vortical structure of STM probe. At first, the Au(111) substrate is cleaned by piranha solution$(H_2SO_4:H_2O_2\;=\;3:1)$. Subsequently, 1 mM/ml of dipyridinium dithioacetate molecule is self-assembled onto the Au(111) surface. Using STM, the images of dipyridinium dithioacetate molecule which is self-assembled onto the Au(111) substrate, can be observed. In addition, the electrical properties(I-V) of dipyridinium dithioacetate can also be examined by using Scanning Tunneling Spectroscopy(STS). From the results of the measurement of the current-voltage(I-V), the property of Negative Differential Resistance(NDR) that shows the decreases of current according to the increases of voltage is observed. We found the NDR voltage of the dipyridinium dithioacetate is -1.42 V(negative region) and 1.30 V(positive region), respectively.

• 한국산학기술학회:학술대회논문집
• /
• 한국산학기술학회 2004년도 춘계학술대회
• /
• pp.50-53
• /
• 2004

본 논문에서는 Si wafer와 Cu사이의 밀착력을 증가시키기 위해 Si wafer전처리 후 plasma와 SAMs처리 방법에 의한 Cu도금의 형성에 관한 방법을 설명하였다. Si wafer를 Piranha solution과 $0.5\%$ HF처리 후 유기박막인 SAMs과 plasma를 이용하는 방법으로 wafer와 Cu층 사이의 밀착력을 증가시켰다. 도금층의 밀착력은 scratch test 로 측정하였으며, AEM을 이용해 시편에 형성된 패턴의 형태를 관찰하고 SEM과 EDS를 이용해 시편의 조직을 관찰하였다. 그 결과 Si wafer를 O2, He, SAMs를 혼합처리 했을 때 밀착성이 가장 우수하였다.

• 한국산학기술학회논문지
• /
• 제5권5호
• /
• pp.458-461
• /
• 2004

본 논문에서는 Si wafer와 Cu사이의 밀착력을 증가시키기 위해 Si wafer전처리 후 plasma와 SAMs처리 방법에 의한 Cu도금의 형성에 관한 방법을 설명하였다. Si wafer를 Piranha solution과 $0.5{\%}$ HF처리 후 유기박막인 SAMs과 plasma를 이용하는 방법으로 wafer와 Cu층 사이의 밀착력을 증가시켰다. 도금층의 밀착력은 scratch test 로 측정하였으며 , AFM을 이용해 시편에 형성된 패턴의 형태를 관찰하고 SEM과 EDS를 이용해 시편의 조직을 관찰하였다. 그 결과 Si wafer를 $O_{2}, He, SAMs$를 혼합처리 했을 때 밀착성이 가장 우수하였다.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2014년도 제46회 동계 정기학술대회 초록집
• /
• pp.454-454
• /
• 2014

Silicon microwire array is one of the promising platforms as a means for developing highly efficient solar cells thanks to the enhanced light trapping efficiency. Among the various fabrication methods of microstructures, deep reactive ion etching (DRIE) process has been extensively used in fabrication of high aspect ratio microwire arrays. In this presentation, we show precisely controlled Si microwire arrays by tuning the DRIE process conditions. A periodic microdisk arrays were patterned on 4-inch Si wafer (p-type, $1{\sim}10{\Omega}cm$) using photolithography. After developing the pattern, 150-nm-thick Al was deposited and lifted-off to leave Al microdisk arrays on the starting Si wafer. Periodic Al microdisk arrays (diameter of $2{\mu}m$ and periodic distance of $2{\mu}m$) were used as an etch mask. A DRIE process (Tegal 200) is used for anisotropic deep silicon etching at room temperature. During the process, $SF_6$ and $C_4F_8$ gases were used for the etching and surface passivation, respectively. The length and shape of microwire arrays were controlled by etching time and $SF_6/C_4F_8$ ratio. By adjusting $SF_6/C_4F_8$ gas ratio, the shape of Si microwire can be controlled, resulting in the formation of tapered or vertical microwires. After DRIE process, the residual polymer and etching damage on the surface of the microwires were removed using piranha solution ($H_2SO_4:H_2O_2=4:1$) followed by thermal oxidation ($900^{\circ}C$, 40 min). The oxide layer formed through the thermal oxidation was etched by diluted hydrofluoric acid (1 wt% HF). The surface morphology of a Si microwire arrays was characterized by field-emission scanning electron microscopy (FE-SEM, Hitachi S-4800). Optical reflection measurements were performed over 300~1100 nm wavelengths using a UV-Vis/NIR spectrophotometer (Cary 5000, Agilent) in which a 60 mm integrating sphere (Labsphere) is equipped to account for total light (diffuse and specular) reflected from the samples. The total reflection by the microwire arrays sample was reduced from 20 % to 10 % of the incident light over the visible region when the length of the microwire was increased from $10{\mu}m$ to $30{\mu}m$.

• 반도체디스플레이기술학회지
• /
• 제21권3호
• /
• pp.74-79
• /
• 2022

In this study, the plasma corrosion resistance and the change in the number of contamination particles generated using the plasma etching process and cleaning process of coating parts for semiconductor plasma etching equipment were investigated. As the coating method, atmospheric plasma spray (APS) was used, and the powder materials were Y₂O₃ and Y₃Al₅O₁₂ (YAG). There was a clear difference in the densities of the coatings due to the difference in solubility due to the melting point of the powdered material. As a plasma environment, a mixed gas of CF₄, O₂, and Ar was used, and the etching process was performed at 200 W for 60 min. After the plasma etching process, a fluorinated film was formed on the surface, and it was confirmed that the plasma resistance was lowered and contaminant particles were generated. We performed a surface cleaning process using piranha solution(H₂SO₄(3):H₂O₂(1)) to remove the defect-causing surface fluorinated film. APS-Y₂O₃ and APS-YAG coatings commonly increased the number of defects (pores, cracks) on the coating surface by plasma etching and cleaning processes. As a result, it was confirmed that the generation of contamination particles increased and the breakdown voltage decreased. In particular, in the case of APS-YAG under the same cleaning process conditions, some of the fluorinated film remained and surface defects increased, which accelerated the increase in the number of contamination particles after cleaning. These results suggest that contaminating particles and the breakdown voltage that causes defects in semiconductor devices can be controlled through the optimization of the APS coating process and cleaning process.