• 제목/요약/키워드: Phase Locked Loop

검색결과 567건 처리시간 0.033초

Robustness Examination of Tracking Performance in the Presence of Ionospheric Scintillation Using Software GPS/SBAS Receiver

  • Kondo, Shun-Ichiro;Kubo, Nobuaki;Yasuda, Akio
    • 한국항해항만학회:학술대회논문집
    • /
    • 한국항해항만학회 2006년도 International Symposium on GPS/GNSS Vol.2
    • /
    • pp.235-240
    • /
    • 2006
  • Ionospheric scintillation induces a rapid change in the amplitude and phase of radio wave signals. This is due to irregularities of electron density in the F-region of the ionosphere. It reduces the accuracy of both pseudorange and carrier phase measurements in GPS/satellite based Augmentation system (SBAS) receivers, and can cause loss of lock on the satellite signal. Scintillation is not as strong at mid-latitude regions such that positioning is not affected as much. Severe effects of scintillation occur mainly in a band approximately 20 degrees on either side of the magnetic equator and sometimes in the polar and auroral regions. Most scintillation occurs for a few hours after sunset during the peak years of the solar cycle. This paper focuses on estimation of the effects of ionospheric scintillation on GPS and SBAS signals using a software receiver. Software receivers have the advantage of flexibility over conventional receivers in examining performance. PC based receivers are especially effective in studying errors such as multipath and ionospheric scintillation. This is because it is possible to analyze IF signal data stored in host PC by the various processing algorithms. A L1 C/A software GPS receiver was developed consisting of a RF front-end module and a signal processing program on the PC. The RF front-end module consists of a down converter and a general purpose device for acquiring data. The signal processing program written in MATLAB implements signal acquisition, tracking, and pseudorange measurements. The receiver achieves standalone positioning with accuracy between 5 and 10 meters in 2drms. Typical phase locked loop (PLL) designs of GPS/SBAS receivers enable them to handle moderate amounts of scintillation. So the effects of ionospheric scintillation was estimated on the performance of GPS L1 C/A and SBAS receivers in terms of degradation of PLL accuracy considering the effect of various noise sources such as thermal noise jitter, ionospheric phase jitter and dynamic stress error.

  • PDF

0.4-2GHz, Seamless 주파수 트래킹 제어 이중 루프 디지털 PLL (A 0.4-2GHz, Seamless Frequency Tracking controlled Dual-loop digital PLL)

  • 손영상;임지훈;하종찬;위재경
    • 대한전자공학회논문지SD
    • /
    • 제45권12호
    • /
    • pp.65-72
    • /
    • 2008
  • 이 논문은 seamless 주파수 트래킹 방법을 이용한 새로운 이중 루프 디지털 PLL(DPLL)을 제안한다. Coarse 루프와 fine 루프로 구성되는 이중 루프 구조는 빠른 획득 시간과 스위칭 잡음 억제를 위하여 successive approximation register기법과 TDC 회로를 사용하였다. 제안된 DPLL은 입력 주파수의 long-term 지터에 따른 지터 특성을 보상하기 위하여 Coarse와 fine의 코드 변환 주파수 트래킹 방법을 새로이 추가하였다. 또한, 제안된 DPLL은 넓은 주파수 동작 범위와 낮은 지터 특성 위하여 전류 제어 발진기와 V-I 변환기로 구성되는 전압제어 발진기를 채택하였다. 제안된 DPLL은 동부 하이텍 $0.18-{\mu}m$ CMOS 공정으로 구현하였으며 1.8V의 공급전압에서 0.4-2GHz의 넓은 동작 주파수 범위와 $0.18mm^2$의 적은 면적을 가진다. H-SPICE 시뮬레이션을 통하여, DPLL은 2GHz의 동작 주파수에서 18mW 파워소비와 전원잡음이 없는 경우 3psec이하의 p-p period 지터를 확인하였다.

고속 통신 시스템을 위한 40GHz CMOS 전압 제어 발진기의 설계 (A Design of 40GHz CMOS VCO (Voltage Controlled Oscillator) for High Speed Communication System)

  • 이종석;문용
    • 전자공학회논문지
    • /
    • 제51권3호
    • /
    • pp.55-60
    • /
    • 2014
  • 고속 통신을 위해서 0.11um CMOS 공정을 사용하여 40GHz 전압 제어 발진기 (VCO : Voltage Controlled Oscillatior)를 제작했다. 밀리미터 웨이브 대역에서 동작하는 VCO는 높은 성능을 얻기 위하여 스마트 바이어스 테크닉을 사용하였고 스파이럴 형태의 인덕터와 출력버퍼를 추가하여 LC형 구조로 설계했다. 제안하는 VCO의 동작범위는 34~40GHz이며, 이 주파수 대역은 밀리미터 웨이브 통신 시스템에 적합하다. VCO의 측정결과 -16dBm의 출력파워와 16%의 동작범위, 38GHz 중심주파수에서 -100.33dBc/Hz(@1MHz)의 위상잡음을 갖는다. 또한 1.2V 전원에서 PAD를 포함한 전체 소모전력은 16.8mW이다. VCO의 성능을 비교할 수 있는 FOMT의 값은 -183.3dBc/Hz로 이전의 VCO에 비해 우수한 성능을 확인했다.

65nm CMOS 공정을 이용한 전압제어발진기와 고속 4분주기의 설계 (A Design of Voltage Controlled Oscillator and High Speed 1/4 Frequency Divider using 65nm CMOS Process)

  • 이종석;문용
    • 전자공학회논문지
    • /
    • 제51권11호
    • /
    • pp.107-113
    • /
    • 2014
  • 60GHz 무선 통신 시스템에 적용 가능한 전압 제어 발진기와 고속 4분주기를 65nm CMOS 공정을 사용하여 설계했다. 전압제어 발진기는 전류소스와 NMOS 차동쌍 LC구조로 설계하였으며 분주기는 차동 인젝션 록킹 구조에 베렉터를 추가하여 동작주파수 범위를 조절할 수 있는 구조로 설계했다. 전압 제어 발진기와 분주기에 모두 전류소스를 추가하여 전원잡음에 따른 위상잡음 특성을 개선하였다. 전압 제어 발진기는 64.36~67.68GHz의 동작범위가 측정됐고, 고속 4분주기는 전압 제어 발진기의 동작범위에 대해 정확한 4분주가 가능하며 5.47~5.97dBm의 높은 출력전력이 측정됐다. 분주기를 포함한 전압제어 발진기의 위상잡음은 1MHz 오프셋 주파수에서 -77.17dBc/Hz이고 10MHz 오프셋 주파수에서 -110.83dBc/Hz이다. 소모전력은 전원전압 1.2V에서 38.4mW 이다 (VCO 포함).

30kW급 발전시스템의 계통 연계형 인버터 개발 (Development of Grid Connection Type Inverter for 30kW Wind Power Generation System)

  • 함년근;강승욱;김용주;한경희;안규복;송승호;김동용;노도환;오영진
    • 대한전기학회:학술대회논문집
    • /
    • 대한전기학회 2002년도 하계학술대회 논문집 B
    • /
    • pp.990-992
    • /
    • 2002
  • 30kW electrical power conversion system is delveloped for the variable speed wind turbine system. In the wind energy conversion system(WECS) a synchronous generator with field current excitation converts the mechanical energy into electrical energy. As the voltage and frequency of generator output vary according to the wind speed, a dc/dc boosting chopper is utilized to maintain constant dc link voltage. Grid connection type PWM inverter supply currents into the utility line by regulating the dc link voltage. The active power is controlled by q-axis current which the reactive power can be controlled by d-axis current reference change. The phase angle of utility voltage is detected using s/w PLL(Phased Locked Loop) in d-q synchronous reference frame. This scheme gives a low cost power solution for variable speed WECS.

  • PDF

8200호대 전기기관차 추진시스템 모델링을 이용한 응답특성분석 (Response Characteristic Analysis using Modeling of Propulsion System for 8200 Electric Locomotive)

  • 정노건;장진영;윤차중;김재문
    • 전기학회논문지
    • /
    • 제62권11호
    • /
    • pp.1640-1646
    • /
    • 2013
  • Conventional power conversion unit that is a major part of the propulsion system has applied GTO thyristor as a switching semiconductor device of main circuit since introduction of the 8200 electric locomotive. But problem that quick maintenance is difficult and its cost is increasing occurs because major components of the power conversion unit are slowly discontinued. To solve these, in this paper, it was analyzed the response characteristic of the propulsion system modeling of the 8200 electric locomotive using IGBT which is applied recently to ensure propulsion control technology. As results of response for a Propulsion system modeling, it show that a power conversion unit is controlled by PLL(Phase-locked loop) and SVPWM(Space Voltage PWM) respectively.

470-MHz-698-MHz IEEE 802.15.4m Compliant RF CMOS Transceiver

  • Seo, Youngho;Lee, Seungsik;Kim, Changwan
    • ETRI Journal
    • /
    • 제40권2호
    • /
    • pp.167-179
    • /
    • 2018
  • This paper proposes an IEEE 802.15.4m compliant TV white-space orthogonal frequency-division multiplexing (TVWS)-(OFDM) radio frequency (RF) transceiver that can be adopted in advanced metering infrastructures, universal remote controllers, smart factories, consumer electronics, and other areas. The proposed TVWS-OFDM RF transceiver consists of a receiver, a transmitter, a 25% duty-cycle local oscillator generator, and a delta-sigma fractional-N phase-locked loop. In the TV band from 470 MHz to 698 MHz, the highly linear RF transmitter protects the occupied TV signals, and the high-Q filtering RF receiver is tolerable to in-band interferers as strong as -20 dBm at a 3-MHz offset. The proposed TVWS-OFDM RF transceiver is fabricated using a $0.13-{\mu}m$ CMOS process, and consumes 47 mA in the Tx mode and 35 mA in the Rx mode. The fabricated chip shows a Tx average power of 0 dBm with an error-vector-magnitude of < 3%, and a sensitivity level of -103 dBm with a packet-error-rate of < 3%. Using the implemented TVWS-OFDM modules, a public demonstration of electricity metering was successfully carried out.

AC전압을 이용한 HVDC 시스템의 주파수 신호원 검출위치 변경에 관한 연구 (A Study on the Modification of Frequency Detection Position for Frequency Source in HVDC System Using of AC Voltage)

  • 박종광;김찬기;양병모;정길조;한병성
    • 조명전기설비학회논문지
    • /
    • 제19권6호
    • /
    • pp.100-108
    • /
    • 2005
  • 본 논문은 제주-해남 HVDC 시스템의 주파수 제어를 다루었다. 논문의 주된 목적은 현재 사용되고 있는 동기조상기로부터의 주파수 입력원을 배제한 새로운 주파수 제어시스템을 개발하여 대체를 검증하는 것이다. 과도상태의 검토는 PSCAD/EMTDC를 이용하여 상세 모델링으로 구현하였으며, 개발된 HVDC 모델을 통하여 동기조상기의 운전정지와 계통변화에 대한 사고를 검토하였다. 결론적으로 본 논문에서는 모의실험을 통하여 현재의 동기조상기로부터 HVDC 주파수 신호원을 검출하는 것에 비하여 새로운 주파수 제어 알고리즘을 적용한 154[kV] 모선으로 변경이 제주 AC 계통의 변화에 좀더 능동적으로 대처할 수 있음을 확인하였다.

High-speed CMOS Frequency Divider with Inductive Peaking Technique

  • Park, Jung-Woong;Ahn, Se-Hyuk;Jeong, Hye-Im;Kim, Nam-Soo
    • Transactions on Electrical and Electronic Materials
    • /
    • 제15권6호
    • /
    • pp.309-314
    • /
    • 2014
  • This work proposes an integrated high frequency divider with an inductive peaking technique implemented in a current mode logic (CML) frequency divider. The proposed divider is composed with a master-slave flip-flop, and the master-slave flip-flop acts as a latch and read circuits which have the differential pair and cross-coupled n-MOSFETs. The cascode bias is applied in an inductive peaking circuit as a current source and the cascode bias is used for its high current driving capability and stable frequency response. The proposed divider is designed with $0.18-{\mu}m$ CMOS process, and the simulation used to evaluate the divider is performed with phase-locked loop (PLL) circuit as a feedback circuit. A divide-by-two operation is properly performed at a high frequency of 20 GHz. In the output frequency spectrum of the PLL, a peak frequency of 2 GHz is obtained witha divide-by-eight circuit at an input frequency of 250 MHz. The reference spur is obtained at -64 dBc and the power consumption is 13 mW.

DDS를 이용한 중단파대 국ㆍ영문용 DSC/NBDP 개발에 관한 연구

  • 유형열;김기문
    • 한국정보통신학회논문지
    • /
    • 제3권4호
    • /
    • pp.805-817
    • /
    • 1999
  • In this paper, the needs for introduction and adoption of MㆍHF DSC/NBDP system and for developments of its circuits and call sequences for use in the maritime mobile services for small-ships, leisure-ships and fishing ships are analyzed, discussed. Also design and implement for MㆍHF(1.6-4MHz) DSC/NBDP system is discussed. Most of casualties have been arisen from small-ships and fishing ships during last 5 years. So, the SAR schematic plans should been prepared to prevent casualties and facilitate the activities of SAR for those ships. DSC/NBDP for MㆍHF system is able to fulfill the roles of efficient SAR communication functions, and to advance the SAR system to small ships and fishing ships. This study is focused on the techniques of processing the DSC call sequences and the ARQ sequences of NBDP system. Especially ARQ sequences are expanded into processing of Korean letters, designed the call sequences and code conversion algorithm for Korean-code. It will be evaluated the availability of Korean-NBDP system. In designing the Transmitting circuits and Receiving circuits, for the carrier generation, DDS(Direct Digital Synthesizer) is used in stead of the Phase Locked Loop and frequency conversion by the mixer, BPF. And PSK modulation signals are directly generated by the controls of DDS, which show the characteristics of Spurious Free Dynamic Range are below -62dBc. Also, the monolithic U subsystem IC which provides various functional components, AD608 is used for designing the receiving circuitsㆍAnd the algorithm of Phasing methode for FSK demodulation are devised to process IF frequency 455kHz in the IF circuits.

  • PDF