• Title/Summary/Keyword: Pattern Fabrication

Search Result 713, Processing Time 0.028 seconds

A Study on the Fabrication of Ni Stamper for 50nm Class of Patterns (50nm급 패턴 니켈 스탬퍼 제작에 관한 연구)

  • Yoo, Yeong-Eun;Oh, Seung-Hun;Lee, Kwan-Hee;Kim, Seon-Gyeong;Youn, Jae-Sung;Choi, Doo-Sun
    • 한국금형공학회:학술대회논문집
    • /
    • 2008.06a
    • /
    • pp.35-38
    • /
    • 2008
  • A pattern master and a Ni stamper for 50nm class of patterns are fabricated through e-beam lithography and Ni electroforming process. A model pattern set is designed, which is based on unit patterns of 50nm, 100nm, 150nm and 200nm in length and 50nm in width. The e-beam process is optimized to fabricate designed patterns with some parameters including dose, accelerating voltage, focal distance and developing time. For Ni electroforming to fabricate Ni stamper, a seed layer, a conducting layer, is deposited first on the pattern master fabricated by an e-beam lithography process. Ni, Ti/Ni and Cr are first tested to find optimal seed layer process. Currently the best result is obtained when adopting Cr deposited to be 100nm thick with continuous tilting motion of the master substrate during the deposition process.

  • PDF

Improvement of Test Method for t-ws Falult Detect (t-ws 고장 검출을 위한 테스트 방법의 개선)

  • 김철운;김영민;김태성
    • Electrical & Electronic Materials
    • /
    • v.10 no.4
    • /
    • pp.349-354
    • /
    • 1997
  • This paper aims at studying the improvement of test method for t-weight sensitive fault (t-wsf) detect. The development of RAM fabrication technology results in not only the increase at device density on chips but also the decrease in line widths in VLSI. But, the chip size that was large and complex is shortened and simplified while the cost of chips remains at the present level, in many cases, even lowering. First of all, The testing patterns for RAM fault detect, which is apt to be complicated , need to be simplified. This new testing method made use of Local Lower Bound (L.L.B) which has the memory with the beginning pattern of 0(l) and the finishing pattern of 0(1). The proposed testing patterns can detect all of RAM faults which contain stuck-at faults, coupling faults. The number of operation is 6N at 1-weight sensitive fault, 9,5N at 2-weight sensitive fault, 7N at 3-weight sensitive fault, and 3N at 4-weight sensitive fault. This test techniques can reduce the number of test pattern in memory cells, saving much more time in test, This testing patterns can detect all static weight sensitive faults and pattern sensitive faults in RAM.

  • PDF

Fabrication and analysis of optical micro-pyramid array-patterns (광학 마이크로 피라미드 패턴의 제조 및 광특성 해석)

  • Lee, Je-Ryung;Jeon, Eun-Chae;Je, Tae-Jin;Woo, SangWon;Choi, Do-Sun;Yoo, Yeong-Eun;Kim, Hwi
    • Journal of the Korean Society of Manufacturing Process Engineers
    • /
    • v.13 no.4
    • /
    • pp.7-12
    • /
    • 2014
  • A transparent poly methyl methacrylate (PMMA) optical micro-pyramid array-pattern is designed and fabricated using an injection modeling technique. The device's optical characteristics are tested and analyzed theoretically. In the optical pattern generated using the fabricated PMMA pattern, the components, due to not only refraction but also diffraction, are observed simultaneously. Wave optic modeling and analysis reveals that the energy ratio between the diffraction and refraction in the optical pattern are dependent on the critical dimension of the optical pattern such that the refraction and diffraction tend to be directly and inversely proportional to the pattern dimension, respectively.

4 Inch Wafer-Scale Replicability Enhancement in Hot Embossing by using PDMS-Cushioned Si Mold (PDMS 쿠션을 갖는 Si 몰드에 의한 핫엠보싱 공정에서의 4 인치 웨이퍼 스케일 전사성 향상)

  • Kim Heung-Kyu;Ko Young-Bae;Kang Jeong-Jin;Heo Young-Moo
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.23 no.8 s.185
    • /
    • pp.178-184
    • /
    • 2006
  • Hot embossing is to fabricate desired pattern on the polymer substrate by pressing the patterned mold against the substrate which is heated above the glass transition temperature, and it is a high throughput fabrication method for bio chip, optical microstructure, etc. due to the simultaneous large area patterning. However, the bad pattern fidelity in large area patterning is one of the obstacles to applying the hot embossing technology for mass production. In the present study, PDMS pad was used as a cushion on the backside of the micro-patterned 4 inch Si mold to improve the pattern fidelity over the 4 inch PMMA sheet by increasing the conformal contact between the Si mold and the PMMA sheet. The pattern replicability improvement over 4 inch wafer scale was evaluated by comparing the replicated pattern height and depth for PDMS-cushioned Si mold against the rigid Si mold without PDMS cushion.

A Study on the surface characteristics of LGP mold and product depending on different fabrication methods of optical pattern (광학패턴 가공방법에 따른 LGP 금형 및 성형품의 표면특성 연구 : Laser Ablation, Chemical Etching, LiGA-Reflow 방식)

  • Do, Y.S.;Kim, J.S.;Ko, Y.B.;Kim, J.D.;Yoon, K.H.;Hwang, C.J.
    • Proceedings of the Korean Society for Technology of Plasticity Conference
    • /
    • 2007.05a
    • /
    • pp.213-216
    • /
    • 2007
  • LGP (light guide plate) of LCD-BLU (Liquid Crystal Display - Back Light Unit) is one of the major components which affects the product quality of LCD. In the present study, the optical patterns of LGP(2.2") are manufactured by three different methods, namely, laser ablation, chemical etching and LiGA - reflow, respectively. The pattern surface images and roughness of mold and product were compared to check the optical characteristics. From the results of measurement the optical patterns fabricated by LiGA - reflow method showed the best geometric structure as intended in design and the lowest roughness among those.

  • PDF

Design and fabrication of the 2.2inch LGP using DOT Pattern (DOT Pattern을 이용한 2.2인치 LGP의 설계 및 제작)

  • Choi, Kyu-Man;Ahn, Min-Hyung
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.759-762
    • /
    • 2005
  • The LGP(Light Guide Panel) for the back light unit that is used to the 2.2" TFT LCD was designed and fabricated. The method of the pattern design which is the most important in the design of the LGP was converted the V-cutting method into the Dot method. This newly developed Dot method provided a good uniformity in the brightness at the LGP, which was a very difficult problem to solove in the V-cutting method. The experiment result of the newly designed LGP shows the brightness uniformity 90% and the brightness 3656 $cd/\;m^2$ which is 20% higher than the commercial products.

  • PDF

Fabrications of nano-sized patterns using bi-layer UV Nano imprint Lithography (UV NIL을 이용한 Lift-off가 용이한 패턴 형성 연구)

  • Yang K.Y.;Hong S.H.;Lee H.
    • Proceedings of the Korean Society of Precision Engineering Conference
    • /
    • 2005.06a
    • /
    • pp.1489-1492
    • /
    • 2005
  • Compared to other nano-patterning techniques, Nano imprint Lithography (NIL) has some advantages of high throughput and low process cost. To imprint low temperature and pressure, UV Nano imprint Lithography, which using the monomer based UV curable resin is suggested. Because fabrication of high fidelity pattern on topographical substrate is difficult, bi-layer Nano imprint lithography, which are consist of easily removable under-layer and imprinted pattern, is being used. If residual layer is not remained after imprinting, and under-layer is removed by oxygen RIE etching, we might be able to fabricate the bi-layer pattern for easy lift-off process.

  • PDF

A study on EPD of STI CMP Process with Reverse Moat Pattern (Reverse Moat Pattern을 가진 STI CMP 공정에서 EPD 고찰)

  • Lee, Kyung-Tae;Kim, Sang-Yong;Seo, Yong-Jin;Kim, Chang-Il;Chang, Eui-Goo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.04b
    • /
    • pp.14-17
    • /
    • 2000
  • The rise throughput and the stability in fabrication of device can be obtained by applying of CMP process to STI structure in 0.18um semiconductor device. To employ in STI CMP, the reverse moat process has been added thus the process became complex and the defects were seriously increased. Removal rates of each thin films in STi CMP was not equal hence the devices must to be effected, that is, the damage was occured in the device dimension in the case of excessive CMP process and the nitride film was remained on the device dimension in the case of insufficient CMP process than these defects affect the device characteristics. We studied the current sensing method in STI-CMP with the reverse moat pattern.

  • PDF

Highly Integrated DNA Chip Microarrays by Hydrophobic Interaction

  • Park, Yong-Sung;Kim, Do-Kyin;Kwon, Young-Soo
    • KIEE International Transactions on Electrophysics and Applications
    • /
    • v.11C no.2
    • /
    • pp.23-27
    • /
    • 2001
  • Microarray-based DNA chips provide an architecture for multi-analyte sensing. In this paper, we report a new approach for DNA chip microarray fabrication. Multifunctional DNA chip microarrays were made by immobilizing many kinds if DNAs on transducers (particles). DNA chip microarrays were prepared by randomly distributing a mixture of the particles on a chip pattern containing thousands of micro meter-scale sites. The particles occupied different sites from array to array. Each particle cam be distinguished by a tag that is established on the particle. The particles were arranged on the chip pattern by the random fluidic self-assembly (RFSA) method, using hydrophobic interaction.

Development of Fabrication Process of Light Guiding Plate with Nanometer-Sized-Cylindrical Pattern Using Nano Imprint Lithography Method (나노 임프린트 리소그래피법에 의한 나노미터급 원기둥 패턴을 갖는 도광판의 제작 공정 개발)

  • Lee, Byoung-Wook;Hong, Chin-Soo;Kim, Chang-Kyo
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.14 no.4
    • /
    • pp.332-335
    • /
    • 2008
  • PMMA light guiding plate with nano pattern was fabricated by nano imprint lithography method. A silicon mold for electroplating of nickel was fabricated by conventional photolithography process. A nickel stamp for nano imprint lithography was fabricated by electroplating process using silicon mold. The nano imprint lithography was performed on PMMA plate at $140^{\circ}C$ under pressure of 20kN. The nano pattern on PMMA plate was investigated using FE-SEM. It is shown that the patterns were well transferred for several steps and the nano imprint lithography method could be applied for fabricating patterns of light guiding plate.