• Title/Summary/Keyword: Parallel synthesis

Search Result 144, Processing Time 0.029 seconds

Development of a Rapid and Productive Cell-free Protein Synthesis System

  • Kim, Dong-Myung;Choi, Cha-Yong;Ahn, Jin-Ho;Kim, Tae-Wan;Kim, Nam-Young;Oh, In-Suk;Park, Chang-Gil
    • Biotechnology and Bioprocess Engineering:BBE
    • /
    • v.11 no.3
    • /
    • pp.235-239
    • /
    • 2006
  • Due to recent advances in genome sequencing, there has been a dramatic increase in the quantity of genetic information, which has lead to an even greater demand for a faster, more parallel expression system. Therefore, interest in cell-free protein synthesis, as an alternative method for high-throughput gene expression, has been revived. In contrast to in vivo gene expression methods, cell-free protein synthesis provides a completely open system for direct access to the reaction conditions. We have developed an efficient cell-free protein synthesis system by optimizing the energy source and S30 extract. Under the optimized conditions, approximately $650{\mu}g/mL$ of protein was produced after 2h of incubation, with the developed system further modified for the efficient expression of PCR-amplified DNA. When the concentrations of DNA, magnesium, and amino acids were optimized for the production of PCR-based cell-free protein synthesis, the protein yield was comparable to that from the plasmid template.

Fast View Synthesis Using GPGPU (GPGPU를 이용한 고속 영상 합성 기법)

  • Shin, Hong-Chang;Park, Han-Hoon;Park, Jong-Il
    • Journal of Broadcast Engineering
    • /
    • v.13 no.6
    • /
    • pp.859-874
    • /
    • 2008
  • In this paper, we develop a fast view synthesis method that generates multiple intermediate views in real-time for the 3D display system when the camera geometry and depth map of reference views are given in advance. The proposed method achieves faster view synthesis than previous approaches in GPU by processing in parallel the entire computations required for the view synthesis. Specifically, we use $CUDA^{TM}$ (by NVIDIA) to control GPU device. For increasing the processing speed, we adapted all the processes for the view synthesis to single instruction multiple data (SIMD) structure that is a main feature of CUDA, maximized the use of the high-speed memories on GPU device, and optimized the implementation. As a result, we could synthesize 9 intermediate view images with the size of 720 by 480 pixels within 0.128 second.

A Study on Synthesis of The Low Pass NIC Filter (Low Pass NIC Filter 설계에 관한 고찰)

  • 이정한;이영수
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.4 no.1
    • /
    • pp.13-21
    • /
    • 1967
  • A low pass filter is synthesized with R, C and negative impedance converters(NIC). The filter has a 4-th order elliptic function, which gives best magnitude approximation with equi-ripple characteristics both in pass and stop band. And experimental investigations have been made on the effect of the anticipated deviation of the NIC conversion factor and of possible loaded operation. Through the study, it has been cocluded that: 1. For minimum pole-zero sensitivity with respect to the NIC conversion factor, the network of a parallel RC-NIC configuration is preferable and the Horowitz polynomial decomposition method is applied in the synthesis procedure. 2. A few percentage variation of the NIC conversion factor changes the frequency and amplitude characteristics of the filter by nearly negligible amount. 3. With a load resistance below the critical value, the filter turns into an oscillator.

  • PDF

Synthesis of an Ungrounded Inductance using Operational Amplificers (연산증폭기를 이용한 비접지 inductance의 구성방식)

  • 이태원
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.11 no.4
    • /
    • pp.19-24
    • /
    • 1974
  • An ungrounded inductance, necessary for construction of general type networks, is synthesized using two operational amplifiers and several passive elements. Through indefinite admittance matrix procedure. it is proved that the synthesized network is equivalent to an ungrounded pure inductance with a positive and a negative resistance in the parallel arms. A practical low-pass filter is made according to this synthesis method, and the resultant characteristic has been verified by means of IBM's simulation program ECAP (Electronic Circuit Analysis Program).

  • PDF

Anti-swing and position control of crane using fuzzy controller (퍼지제어기를 이용한 크레인의 진동억제 및 위치제어)

  • Jeong, Seung-Hyun;Park, Jung-Il
    • Journal of Institute of Control, Robotics and Systems
    • /
    • v.3 no.5
    • /
    • pp.435-442
    • /
    • 1997
  • The roof crane system is used for transporting a variable load to a target position. The goal of crane control system is transporting the load to a goal position as quick as possible without rope oscillation. The crane is generally operated by an expert operator, but recently an automatic control system with high speed and rapid tansportation is required. In this paper, we developed a simple fuzzy controller which has been introduced expert's knowledge base for anti-swing and rapid tranportation to goal position. In particular, we proposed the synthesis reasoning method which synthesizes on the basis of expert knowledge of the angle control input and position control input which are inferenced parallel and simultaneously. And we confirmed that the performance of the developed controller is effective as a result of applying it to crane simulator and also verified whether the proposed synthesis rules have been applied correctly using clustering algorithm from the measured data.

  • PDF

A Simulation Model for the protein Deposition of Pigs According to Amino Acid Composition of Feed Proteins (사료의 아미노산 조성에 따른 돼지의 단백질 축적을 나타내는 수치모델)

  • 이옥희;김강성
    • Journal of the Korean Society of Food Science and Nutrition
    • /
    • v.28 no.1
    • /
    • pp.178-190
    • /
    • 1999
  • This study was conducted to develop a simulation model for the growth dynamics of pigs and to describe quantitatively protein deposition depending on the amino acid composition of feed protein. In the model it is assumed that the essential processes that determine the utilization of feed protein in the whole body are protein synthesis, breakdown of protein, and oxidation of amino acid. Besides, it is also assumed that occurrence of protein deposition depends on genetic potential and amino acid composition of feed protein. The genetic potential for the protein deposition is the maximum capacity of protein synthesis, being dependent on the protein mass of the whole body. To describe the effect of amino acid composition of feed on the protein deposition, a factor, which consist of ten amino acid functions and lie between 0 and 1, is introduced. Accordingly a model was developed, which is described with 15 flux equations and 11 differential equations and is composed of two compartments. The model describes non linear structure of the protein utilization system of an organism, which is in non steady state. The objective function for the simulation was protein deposition(g/day) cal culated according to the empirical model, PAF(product of amino acid functions) of Menke. The mean of relative difference between the simulated protein deposition and PAF calculated values, lied in a range of 11.8%. The simulated protein synthesis and breakdown rates(g/day) in the whole body showed a parallel behavior in the course of growth.

  • PDF

Investigation of Synthesis Yield and Diameter Distribution of Single-Walled Carbon Nanotubes Grown at Different Positions in a Horizontal CVD Chamber (수평형 CVD 장치에서 기판 위치에 따른 단일벽 탄소나노튜브의 합성 수율 및 직경 분포 고찰)

  • Jo, Sung-Il;Jeong, Goo-Hwan
    • Journal of the Korean institute of surface engineering
    • /
    • v.52 no.6
    • /
    • pp.357-363
    • /
    • 2019
  • We investigated a synthesis yield and diameter distribution of single-walled carbon nanotubes (SWNTs) with respect to the growth position in a horizontal chemical vapor deposition (CVD) chamber. Thin films and line-patterned Fe films (0.1 nm thickness) were prepared onto ST-cut quartz substrates as catalyst to compare the growth behavior. The line-patterned samples showed higher growth density and parallel alignment than those of the thin film catalyst samples. In addition, line density of the aligned SWNTs at central region of the chamber was 7.7 tubes/㎛ and increased to 13.9 tubes/㎛ at rear region of the CVD chamber. We expect that the enhanced amount of thermally decomposed feedstock gas may contribute to the growth yield enhancement at the rear region. In addition, the lamina flow in the chamber also contribute to the perfect alignment of the SWNTs based on the value of gas velocity, Reynold number, and Knudsen coefficient we employed.

Voice Frequency Synthesis using VAW-GAN based Amplitude Scaling for Emotion Transformation

  • Kwon, Hye-Jeong;Kim, Min-Jeong;Baek, Ji-Won;Chung, Kyungyong
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.16 no.2
    • /
    • pp.713-725
    • /
    • 2022
  • Mostly, artificial intelligence does not show any definite change in emotions. For this reason, it is hard to demonstrate empathy in communication with humans. If frequency modification is applied to neutral emotions, or if a different emotional frequency is added to them, it is possible to develop artificial intelligence with emotions. This study proposes the emotion conversion using the Generative Adversarial Network (GAN) based voice frequency synthesis. The proposed method extracts a frequency from speech data of twenty-four actors and actresses. In other words, it extracts voice features of their different emotions, preserves linguistic features, and converts emotions only. After that, it generates a frequency in variational auto-encoding Wasserstein generative adversarial network (VAW-GAN) in order to make prosody and preserve linguistic information. That makes it possible to learn speech features in parallel. Finally, it corrects a frequency by employing Amplitude Scaling. With the use of the spectral conversion of logarithmic scale, it is converted into a frequency in consideration of human hearing features. Accordingly, the proposed technique provides the emotion conversion of speeches in order to express emotions in line with artificially generated voices or speeches.

Parallel Synthesis Algorithm for Layer-based Computer-generated Holograms Using Sparse-field Localization

  • Park, Jongha;Hahn, Joonku;Kim, Hwi
    • Current Optics and Photonics
    • /
    • v.5 no.6
    • /
    • pp.672-679
    • /
    • 2021
  • We propose a high-speed layer-based algorithm for synthesizing computer-generated holograms (CGHs), featuring sparsity-based image segmentation and computational parallelism. The sparsity-based image segmentation of layer-based three-dimensional scenes leads to considerable improvement in the efficiency of CGH computation. The efficiency enhancement of the proposed algorithm is ascribed to the field localization of the fast Fourier transform (FFT), and the consequent reduction of FFT computational complexity.

Implementation of a Parallel Viterbi Decoder for High Speed Multimedia Communications (멀티미디어 통신용 병렬 아키텍쳐 고속 비터비 복호기 설계)

  • Lee, Byeong-Cheol
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.37 no.2
    • /
    • pp.78-84
    • /
    • 2000
  • The Viterbi decoders can be classified into serial Viterbi decoders and parallel Viterbi decoders. Parallel Viterbi decoders can handle higher data rates than serial Viterbl decoders. This paper designs and implements a fully parallel Viterbi decoder for high speed multimedia communications. For high speed operations, the ACS (Add-Compare-Select) module consisting of 64 PEs (Processing Elements) can compute one stage in a clock. In addition, the systolic away structure with 32 pipeline stages is developed for the TB (traceback) module. The implemented Viterbi decoder can support code rates 1/2, 2/3, 3/4, 5/6 and 7/8 using punctured codes. We have developed Verilog HDL models and performed logic synthesis. The 0.6 ${\mu}{\textrm}{m}$ SAMSUNG KG75000 SOG cell library has been used. The implemented Viterbi decoder has about 100,400 gates, and is running at 70 MHz in the worst case simulation.

  • PDF