• Title/Summary/Keyword: PSpice

Search Result 365, Processing Time 0.468 seconds

AC TO AC Direct Voltage Conversion Using A Solid State Transformer

  • Um, Keehong
    • International Journal of Internet, Broadcasting and Communication
    • /
    • v.5 no.1
    • /
    • pp.6-8
    • /
    • 2013
  • In this paper, we present an intelligent digital controller circuit which can be applied to automatic voltage regulation. The proposed solid state transformer with Pspice simulation model shows that our approach is very efficient and produces the desirable output. It is comparable to an ordinary magnetic coupled autotransformer.

Determination of Inverter Circuit Parameters of Electronic Ballasts for Dimming Compact Fluorescent Lamps (콤팩트 형광램프용 Dimming형 전자식 안정기의 회로정수 결정)

  • 곽재영;송상빈;여인선
    • The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
    • /
    • v.9 no.2
    • /
    • pp.29-34
    • /
    • 1995
  • 본 논문에서는 콤팩트 형광램프용 Dimming형 전자식 안정기의 설계에 있어서, 인버터 공진탱크의 커패시턴스값을 변화시킬 때 전압이득곡선을 분석하여 최적의 회로정수를 결정하는 방법을 제안하였다. 또한 하프브리지 인버터회로의 회로정수에 대한 PSpice 시뮬레이션을 행하여 램프전압과 전류값을 구하였고, 실제 전자식 안정기를 제가하고 시동특성과 조광특성을 비교분석하였다. 시동특성은 일반 전자식 안정기와 거의 동일하였으며, 조광특성은 전체 광출력의 5%까지 안정동작되어, 제안된 방법이 뛰어남을 확인하였다.

  • PDF

Automatic setting of delay time of an occupancy sensor using an adder circuit (인체감지 센서의 시간지연 설정)

  • 정영훈;송상빈;여인선
    • Proceedings of the Korean Institute of IIIuminating and Electrical Installation Engineers Conference
    • /
    • 1998.11a
    • /
    • pp.162-165
    • /
    • 1998
  • A certain degree of energy saving can be possible by controlling the delay time of occupancy sensor. In this paper a control circuit is designed for automatic control of delay time setting appropriate to different situations using a digital counter, two latches and an adder. The delay time is controlled by adjusting the time constant of RC circuit through on-off control of switching devices according to adder output, which determines the base current level of switching devices. And from PSpice simulation it is verified to function properly.

  • PDF

Novel Single-Switch Converter with PFC (새로운 단계층 Single-Switch PFC 컨버터)

  • Lee, Hee-Seung;Kim, Bong-Kyu;Yoon, Jae-Han;Seo, Jae-Ho
    • Proceedings of the KIEE Conference
    • /
    • 2000.07b
    • /
    • pp.1292-1295
    • /
    • 2000
  • In this paper, we proposed a new single-stage single-switch power factor correction(S-4 PFC) converter with output electrical isolation. The configuration of this converter is achieved by combining a fly back circuit and a forward circuit in one power stage. To verify the theoretical analysis of the proposed converter, a design example is given with its Pspice simu-lation and experimental results.

  • PDF

A Study on the Library Development for Power Electronics Circuits Analysis

  • Seo, Young-Soo;Hwang, Lak-Hoon;Cho, Moon-Taek;Ho bin Song;Lee, Chun-Sang;Sang-Yong;Park, Ki-Soo
    • Proceedings of the IEEK Conference
    • /
    • 2000.07b
    • /
    • pp.997-1000
    • /
    • 2000
  • The purpose of this paper is to verify the appropriation of power electronics circuit by applying the most powerful and widely used simulator PSPICE and SIMULINK for adapted variable control technics. Power electronics librarys modeled and adapted to circuit. It is proved that simulation and excute are almost same.

  • PDF

The Design and Characteristics of the Line Coupler for Power Line Modem (전력선 모델을 위한 Line-Coupler의 설계 및 특성)

  • Park, Chong-Yeun;Cho, Gye-Hyun
    • Proceedings of the KIEE Conference
    • /
    • 1999.07g
    • /
    • pp.3132-3134
    • /
    • 1999
  • To realize the power line communication system, the line coupler is one of the most important systems, which must be adjustable to the power line characteristics. In this paper, three kinds of line couplers were designed and simulated with the Pspice, which could be useful to the power line communication systems in C-Band(95kHz-148.5kHz) frequency

  • PDF

A PWM Buck AC-AC Converter with Instantaneous Compensation for Voltage Sag and Surge (전압 Sag와 Surge에 대한 순시보상 기능을 갖는 PWM Buck AC-AC 컨버터)

  • Choi Nam-Sup
    • Proceedings of the KIPE Conference
    • /
    • 2001.07a
    • /
    • pp.197-200
    • /
    • 2001
  • This paper presents a PWM buck AC-AC converter with instantaneous compensation for input voltage sag and surge. The presented converter use commercial IGBT modules and its output voltage is regulated so as to remain constant AC output voltage. The feedforward control technique is also proposed to establish instantaneous duty level change whereby stable output voltage will be retained. This paper show the characteristics and control algorithm of the converter through various PSPICE simulations.

  • PDF

Optimal Inverter Power Control for Induction Heating Appliance (인덕션 조리기기의 인버터 출력 최적제어)

  • Lee, Se-Min;Park, Jung-Wook
    • Proceedings of the KIEE Conference
    • /
    • 2007.07a
    • /
    • pp.166-167
    • /
    • 2007
  • 본 논문은 고주파 IH(Induction Heating) 조리기기의 전원으로 사용되는 인버터를 PI 제어기를 사용하여 듀티비를 가변시켜 출력을 최적 제어하는 회로를 제시하였다. 분석에 사용된 기본 인버터 회로는 Single-Ended Push-Pull (SEPP) 영전류 스위칭 공진인버터이며 실제 IH 조리기기의 동작을 구현하기 위해 입력단의 전원으로 220V 60Hz 정현파와 브리지 정류기, 평활 콘덴서를 사용하였다. 회로의 해석과 시뮬레이션을 위해 범용 시뮬레이션 툴인 Pspice를 이용하여 분석하였다. 향후, 제안된 제어방법은 유사한 IH 기기, DC-DC 컨버터, 인덕션 모터등의 시스템에 활용되리라 기대된다.

  • PDF

The Study of Power Module with a Short-circuit protection (상단락 방지기능을 내장한 파워 모듈에 대한 연구)

  • Kim, Jun-Sik;Park, Shi-Hong
    • Proceedings of the KIEE Conference
    • /
    • 2007.07a
    • /
    • pp.1071-1072
    • /
    • 2007
  • 인버터 출력단은 구조상 상단락의 위험성이 내재되어있기 때문에 이를 회피하기 위한 Dead time의 적용이 반드시 요구된다. 본 논문에서는 상단락 방지기능을 갖는 출력단의 구조를 사용한 파워 모듈을 설계하고 상단락 방지기능 분석 및 Q3D Extractor와 PSPICE를 사용하여 상단락 방지형 인버터의 출력단기생임피던스의 영향을 고려한 스위칭 동작 특성을 분석하였다.

  • PDF

Electrostatic discharge simulation of tunneling magnetoresistance devices (터널링 자기저항 소자의 정전기 방전 시뮬레이션)

  • Park, S.Y.;Choi, Y.B.;Jo, S.C.
    • Journal of the Korean Magnetics Society
    • /
    • v.12 no.5
    • /
    • pp.168-173
    • /
    • 2002
  • Electrostatic discharge characteristics were studied by connecting human body model (HBM) with tunneling magnetoresistance (TMR) device in this research. TMR samples were converted into electrical equivalent circuit with HBM and it was simulated utilizing PSPICE. Discharge characteristics were observed by changing the component values of the junction model in this equivalent circuit. The results show that resistance and capacitance of the TMR junction were determinative components that dominate the sensitivity of the electrostatic discharge(ESD). Reducing the resistance oi the junction area and lead line is more profitable to increase the recording density rather than increasing the capacitance to improve the endurance for ESD events. Endurance at DC state was performed by checking breakdown and failure voltages for applied DC voltage. HBM voltage that a TMR device could endure was estimated when the DC failure voltage was regarded as the HBM failure voltage.