• Proceedings of the IEEK Conference
• /
• 2008.06a
• /
• pp.469-471
• /
• 2008

The charge pump affects the performance of PLL. In designing the charge pump, we need to consider various issues such as current mismatch, charge sharing, feedthrough, charge injection, and leakage current. This paper propose the new charge pump circuit which is improved in terms of the current match over the existing high-speed charge pump. The simple method used for reducing current mismatch is the technique that uses a cascode in order to increase the output resistance of the charge pump. However the method limits the output voltage range of the charge pump. So the method is hard to apply as the supply voltage is lowered. Thus this paper proposes a new charge pump circuit using an op amp instead of the cascode. And the new charge pump circuit has an excellent current matching characteristics over a wide output range.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.9 no.3
• /
• pp.160-165
• /
• 2009

A 12b 2 MS/s cyclic ADC processing 3.3 Vpp single-ended rail-to-rail input signals is presented. The proposed ADC demonstrates an offset voltage less than 1 mV without well-known calibration and trimming techniques although power supplies are directly employed as voltage references. The SHA-free input sampling scheme and the two-stage switched op-amp discussed in this work reduce power dissipation, while the comparators based on capacitor-divided voltage references show a matched full-scale performance between two flash sub ADCs. The prototype ADC in a $0.18{\mu}m$ 1P6M CMOS demonstrates the effective number of bits of 11.48 for a 100 kHz full-scale input at 2 MS/s. The ADC with an active die area of $0.12\;mm^2$ consumes 3.6 m W at 2 MS/s and 3.3 V (analog)/1.8 V (digital).

• Proceedings of the KIEE Conference
• /
• 2008.07a
• /
• pp.1444-1445
• /
• 2008

최근 Wireless Local Area Network(WLAN), Wide-band Code Division Multiple Access(WCDMA), CDMA2000, Bluetooth 등 다양한 모바일 통신 시스템에 대한 수요가 증가하고 있다. 이와 같은 모바일 통신 시스템에는 70dB이상의 SFDR(Spurious Free Dynamic Range)을 가진 ADC(Analog-to-Digital Converter)가 사용된다. 본 논문에서는 모바일 통신 시스템을 위한 SFDR 70dBc의 성능을 제공하는 10비트, 100Msps 파이프라인 ADC를 제안한다. 제안한 ADC는 요구되는 해상도 및 속도 사양을 만족시키기 위해 3단 파이프라인 구조를 채택하였으며, 입력단 SHA(Sample and Hold)회로에는 Nyquist 입력에서도 10비트 이상의 정확도로 신호를 샘플링하기 위해 부트스트래핑 기법 기반의 샘플링 스위치를 적용하였다. residue amplifier 회로에는 전력을 줄이기 위해 8배 residue amplifier 대신 3개의 2배 ressidue amplifier를 사용하였다. ADC의 높은 사양을 만족시키기 위해서는 높은 이득을 가지는 op-amp가 필수적이다. 제안한 ADC 는 0.18um CMOS 공정으로 설계되었으며, 100Msps의 동작 속도에서 70dBc 수준의 SFDR과 60dB 수준의 SNDR(Signal to Noise and Distortion Ratio)을 보여준다.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.17 no.1
• /
• pp.68-79
• /
• 1992

In the high speed analog system satellite communication system, video signal processing and optical fiber interface circuits, GaAs high gain operational amplifier is advantageous due to obtain a high gain because of its low transconductance and other drawbacks, such as low frequency dispersion and process variation. Therefore in this paper, a circuit techniques for improving the voltage gain for GaAs MESFET amplifier is presented. Also, various types of existing current mirror and current mirror proposed are compared.To obtain the high differential gain, bootstrap gain enhancement technique is used and common mode feedback is employed in differential amplifier.The simulation results show that gain is higher than that of basic amplifier about 18.6dB, and stability and frequency performance of differential amplifier are much improved.

• Journal of Biosystems Engineering
• /
• v.17 no.1
• /
• pp.55-64
• /
• 1992

The aim of this study was to develop a phytotron for studying the effects of environmental factors such as temperature and humidity on plant growth. This equipment consists of the growth chamber, and the measurement and control system including control algorithms required for optimum operation. As the first step of the study, a temperature and humidity control system was developed. The results of this study are summarized as follows ; 1. Pt-100 was selected to measure temperature and a linearized op-amp circuit was developed for signal conditioning. 2. Pt-100 wet bulb thermometer based on Asmann's principle was developed to measure relative humidity. 3. Temperature and relative humidity conditions were controlled by ON-OFF and PWM operation using a PID controller. And an autotuning algorithm using the characteristics of step response was developed to determine optimal PID constants which were independent of the size of apparatus and environmental factors. 4. Under the ambient temperature of $20^{\circ}C{\sim}25^{\circ}C$, the temperature was kept within the error of ${\pm}0.3^{\circ}C$ in the range of $10^{\circ}C{\sim}40^{\circ}C$, and the relative humidity was kept within the error of ${\pm}5%$ in the range of ${\pm}50%{\sim}90%$.

• Korean Journal of Food Science and Technology
• /
• v.22 no.6
• /
• pp.686-689
• /
• 1990

For the monitoring of kimchi fermentation states, pressure detecting sensor and monitoring device were designed and fabricated. The system was consisted of an air tight fermenting tube(31.5 ml), strain gauge type pressure sensor and signal processing device built with operational amplifier and A/D converter, and interfaced to personal computer. Chiness cabbage kimchi was fermented in the plastic container($150{\times}220{\times}160mm$) at $25^{\circ}C\;and\;30^{\circ}C$. The fermentation was monitored with fermenting tubes containing kimchi. The pressure based kimchi fermentation curve was constructed and showed a typical kimchi curing curve having 2 stepwise pressure increasing pattern.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07a
• /
• pp.657-658
• /
• 2005

We designed 10bit source driver LSI, then the high color depth and the low power consumption are realized thru it. It is adopted mini-LVDS receiver with high speed data transmission and good data recovery performance, Hybrid type DAC to reduce decoder size and OP-AMP with low power consumption and high slew rate. In addition we show our results of the 10-bit gray scale TFT-LCD source driver for 42inch diagonal size and WXGA resolution TFT-LCD TV applications.

• Journal of Sensor Science and Technology
• /
• v.16 no.6
• /
• pp.475-483
• /
• 2007

This paper proposes a readout integrated circuit (ROIC) for $32{\times}32$ infrared focal plane array (IRFPA) detector, which consist of reference resistor, detector resistor, reset switch, integrated capacitor and operational amplifier. Proposed ROIC is designed using $0.35{\;}{\mu}m$ 2P-4M (double poly four metal) n-well CMOS process parameters. Low noise folded cascode operational amplifier which is a key element in the ROIC showed 12.8 MHz unity-gain bandwidth and open-gain 89 dB, phase margin $67^{\circ}$, SNR 82 dB. From proposed circuit, we gained output voltage variation ${\Delta}17{\};mV/^{\circ}C$ when the detector resistor varied according to the temperature.

• Journal of the Korean Society for Railway
• /
• v.15 no.2
• /
• pp.116-121
• /
• 2012

DC/DC switching power converters produce DC output voltages from different DC input sources. The converter is used in regenerative braking of DC motors to return energy back in the supply, resulting in energy savings for the systems containing frequent stops. The DC/DC converter is composed of a PWM-IC (pulse width modulation integrated circuit) controller, a MOSFET (metal-oxide semi-conductor field-effect transistor), an inductor, capacitors, and resistors, etc. PWM is applied to control and regulate the total output voltage. In this paper, radiation shows the main influence on the changes in the electrical characteristics of comparator, operational amplifier, etc. in PWM-IC. In the PWM-IC operation, the missing pulses, the changes in pulse width, and the changes of the output waveform are studied by the simulation program with integrated circuit emphasis (SPICE) and compared with experiments.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.16 no.4
• /
• pp.528-533
• /
• 2016

A low voltage high PSRR CMOS Bandgap circuit capable of generating a stable voltage of less than 1 V (0.8 V and 0.5 V) robust to Process, Voltage and Temperature (PVT) variations is proposed. The high PSRR of the circuit is guaranteed by a low-voltage current mode regulator at the central aspect of the bandgap circuitry, which isolates the bandgap voltage from power supply variations and noise. The isolating current mirrors create an internal regulated voltage $V_{reg}$ for the BG core and Op-Amp rather than the VDD. These current mirrors reduce the impact of supply voltage variations. The proposed circuit is implemented in a $0.35{\mu}m$ CMOS technology. The BGR circuit occupies $0.024mm^2$ of the die area and consumes $200{\mu}W$ from a 5 V supply voltage at room temperature. Experimental results demonstrate that the PSRR of the voltage reference achieved -118 dB at frequencies up to 1 kHz and -55 dB at 1 MHz without additional circuits for the curvature compensation. A temperature coefficient of $60 ppm/^{\circ}C$ is obtained in the range of -40 to $120^{\circ}C$.