• 제목/요약/키워드: On-Chip

검색결과 4,693건 처리시간 0.035초

STS304잘삭시 Chip Breaker를 이용한 Chip제어에 관한 연구 (A Study on the Chip Control in Machining STS304 Using a Chip Breaker)

  • Yeom, D.W.;Yu, K.H.;Seo, N.S.
    • 한국정밀공학회지
    • /
    • 제11권6호
    • /
    • pp.42-49
    • /
    • 1994
  • One of the parameters that influence the productivity of every industry, involved in metal cutting, is the chip from ; continuous or broken chip. Chip form varies according to machining conditions, material used, tool geometry and chip breaker geometry. Therefore, in this study we carried out the experiment on the chip control in machining STS304 using an attached obstruction type chip breaker. Namely, with the change of a chip breaker distance, chip breaker angle, cutting characteristics in machining STS304 which is well-known as a machining difficult material and produces a saw-toothed chip. The results of the experiment are as follows : 1. The chip breaker distance and angle under which the preferred chip is produced, show 1.5mm and 60 .deg. , while chip breaker angle in machining an ordinary steel was well-known 45 .deg. . 2. During the cutting process, the change of feed than the change of velocity was applied as cutting conditions, effects more clearly on the chip breaking. 3. Considering a whole surface roughness, it is not advisable to apply chip breaker mentioned above for precision cutting.

  • PDF

Performance Analysis for MPEG-4 Video Codec Based on On-Chip Network

  • Chang, June-Young;Kim, Won-Jong;Bae, Young-Hwan;Han, Jin-Ho;Cho, Han-Jin;Jung, Hee-Bum
    • ETRI Journal
    • /
    • 제27권5호
    • /
    • pp.497-503
    • /
    • 2005
  • In this paper, we present a performance analysis for an MPEG-4 video codec based on the on-chip network communication architecture. The existing on-chip buses of system-on-a-chip (SoC) have some limitation on data traffic bandwidth since a large number of silicon IPs share the bus. An on-chip network is introduced to solve the problem of on-chip buses, in which the concept of a computer network is applied to the communication architecture of SoC. We compared the performance of the MPEG-4 video codec based on the on-chip network and Advanced Micro-controller Bus Architecture (AMBA) on-chip bus. Experimental results show that the performance of the MPEG-4 video codec based on the on-chip network is improved over 50% compared to the design based on a multi-layer AMBA bus.

  • PDF

온칩 네트워크 기반 멀티미디어 비디오 코덱 성능 분석 (Performance Analysis for Multimedia Video Codec on On-Chip Network)

  • 장준영;김원종;변경진;엄낙웅
    • 스마트미디어저널
    • /
    • 제1권1호
    • /
    • pp.27-35
    • /
    • 2012
  • 본 논문은 온칩 네트워크 기반 플랫폼을 이용한 멀티미디어 비디오 코덱의 성능 분석에 대해 기술한다. 최근에 멀티미디어 SoC 통신 구조로 등장한 온칩 네트워크(On-Chip Network)는 기존의 SoC 설계에 사용된 온칩 버스(On-Chip Bus) 구조의 문제점을 해결하는 통신 구조로서 데이터 통신의 병렬성 제공으로 인한 고성능, 재사용성, 확장성을 제공하는 통신 구조이다. 온칩 네트워크 기반 MPEG-4, H.264의 성능과 온칩 버스와 성능을 비교 분석하였다. 실험 결과, 온칩 네트워크 기반 MPEG-4, H.264의 성능이 온칩 버스에 비해 33~56%의 성능이 개선되었다.

  • PDF

Si 칩에 형성된 박막히터를 이용한 Chip-on-Glass 공정 (Chip-on-Glass Process Using the Thin Film Heater Fabricated on Si Chip)

  • 정부양;오태성
    • 마이크로전자및패키징학회지
    • /
    • 제14권3호
    • /
    • pp.57-64
    • /
    • 2007
  • Si 칩에 박막히터를 형성하고 이에 전류를 인가하여 LCD (liquid crystal display) 패널의 유리기판은 가열하지 않으면서 Si 칩만을 선택적으로 가열함으로써 Si 칩을 LCD 패널의 유리기판에 실장 하는 새로운 COG 공정기술을 연구하였다. $5\;mm{\times}5\;mm$ 크기의 Si 칩에 마그네트론 스퍼터링법으로 폭 $150\;{\mu}m$,두께 $0.8\;{\mu}m$, 전체 길이 12.15 mm의 정방형 Cu 박막히터를 형성하였으며, 이에 0.9A의 전류를 60초 동안 인가하여 Si칩의 Sn-3.5Ag 솔더범프를 리플로우 시킴으로써 Si 칩을 유리기판에 COG 본딩하는 것이 가능하였다.

  • PDF

Effect of Chip Spacing in a Multichip Module on the Heat Transfer for Paraffin Slurry Flow

  • Choi, Min-Goo;Cho, Keum-Nam
    • Journal of Mechanical Science and Technology
    • /
    • 제14권9호
    • /
    • pp.997-1004
    • /
    • 2000
  • The experiments were conducted by using water and paraffin slurry to investigate the effect of a chip spacing in the multichip module on the cooling characteristics from an in-line $4{\times}3$ array of discrete heat sources which were flush mounted on the top wall of a channel. The experimental parameters were chip spacing in a multichip module, heat flux of simulated VLSI chip, mass fraction of paraffin slurry, and channel Reynolds number. The removable heat flux at the same chip surface temperature decreased as the chip spacing decreased at the first and fourth rows. The local heat transfer coefficients for the paraffin slurry were larger than those for water, and the chip spacing on the local heat transfer coefficients for paraffin slurry influenced less than that for water. The enhancement factor for paraffin slurry showed the largest value at a mass fraction of 5% regardless of the chip spacing, and the enhancement factors increased as the chip spacing decreased. This means that the paraffin slurry is more effective than water for cooling of the highly integrated multichip module.

  • PDF

선삭가공에 있어서 절삭저항의 동적성분에 관한 연구 [I] -동적성분에 의한 Chip배출상태의 인식- (A Study on the Dynamic Component of Cutting Force in Turning[1] -Recognition of Chip Flow by the Dynamic Cutting Force Component-)

  • 정의식
    • 한국정밀공학회지
    • /
    • 제5권1호
    • /
    • pp.84-93
    • /
    • 1988
  • The on-line detection of the chip flow is one of the most important technologies in com- pletly automatic operation of machine tool, such as FMS and Unmanned Factories. This problem has been studied by many researchers, however, it is not solved as yet. For the recognition of chip flow in this study, the dynamic cutting force components due to the chip breaking were measured by dynamometer of piezo-electric type, and the frequency components of cutting force were also analyzed. From the measured results, the effect of cutting conditions and tool geometry on the dynamic cutting force component and chip formation were investigated in addition to the relationships between frequency of chip breaking (fB) and side serrated crack (fC) of chip. As a result, the following conclusions were obtaianed. 1) The chip formations have a large effect on the dynamic cutting force components. When chip breaking takes place, the dynamic cutting force component greatly increases, and the peridoic components appear, which correspond to maximum peak- frequency. 2) The crater wear of tool has a good effect on the chip control causing the chiup to be formed as upward-curl shape. In this case, the dymamic cutting force component greatly increases also 3) fB and fC of chip are closely corelated, and fC of chips has a large effect on the change of the situation of chip flow and dynamic cutting force component. 4) Under wide cutting conditions, the limit value (1.0 kgf) of dynamic cutting force component exists between the broken and continuous chips. Accordingly, this value is suitable for recognition of chip flow in on-line control of the cutting process.

  • PDF

유한요소법을 이용한 칩유동에 관한 연구 (A Study on the Chip Flow Using Finite Element Method)

  • 김경우;김우순;최현민;채왕석;김동현
    • 한국정밀공학회:학술대회논문집
    • /
    • 한국정밀공학회 2001년도 춘계학술대회 논문집
    • /
    • pp.891-894
    • /
    • 2001
  • In this work, an effort is made to investigate the behavior of a chip, from its initial flow to its final breaking stage. The expression for chip flow in grooved tools is verified analytically using FEM. Cutting parameters like velocity and depth of cut have a profound influence on chip flow behavior. Chip curling increases and, for a given tool geometry, effectiveness of the groove increases with increasing depth of cut. The feasibility of tool design using FEM simulations is also demonstrated. Optimization of tool geometry results in better chip control.

  • PDF

유한요소법을 이용한 칩유동에 관한 연구 (A Study on the Chip Flow Using Finite Element Method)

  • 김경우;김동현
    • 한국정밀공학회지
    • /
    • 제18권11호
    • /
    • pp.101-106
    • /
    • 2001
  • In this work, an effort is made to investigate the behavior of a chip, from its initial flow to its final breaking stage. The expression for chip flow in grooved tools is verified analytically using FEM. Cutting parameters like velocity and depth of cut have a profound influence on chip flow behavior. Chip curling increases and, for a given tool geometry, effectiveness of the groove increases with increasing depth of cut. The feasibility of tool design using FEM simulations is also demonstrated. Optimization of tool geometry results in better chip control.

  • PDF

DNA Chip Microarrays를 위한 template로서 소수성 패턴의 제작 (Fabrication of Hydrophobic/Hydrophilic Pattern as a Template for DNA Chip Microaray)

  • 최용성;박대희
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2004년도 추계학술대회 논문집 Vol.17
    • /
    • pp.472-475
    • /
    • 2004
  • Microarray-based DNA chips provide an architecture for multi-analyte sensing. In this paper, we report a new approach for DNA chip microarray fabrication. Multifunctional DNA chip microarray was made by immobilizing many kinds of biomaterials on transducers (particles). DNA chip microarray was prepared by randomly distributing a mixture of the particles on a chip pattern containing thousands of m-scale sites. The particles occupied a different sites from site to site. The particles were arranged on the chip pattern by the random fluidic self-assembly (RFSA) method, using a hydrophobic interaction for assembly.

  • PDF

Highly Integrated DNA Chip Microarrays by Hydrophobic Interaction

  • Park, Yong-Sung;Kim, Do-Kyin;Kwon, Young-Soo
    • KIEE International Transactions on Electrophysics and Applications
    • /
    • 제11C권2호
    • /
    • pp.23-27
    • /
    • 2001
  • Microarray-based DNA chips provide an architecture for multi-analyte sensing. In this paper, we report a new approach for DNA chip microarray fabrication. Multifunctional DNA chip microarrays were made by immobilizing many kinds if DNAs on transducers (particles). DNA chip microarrays were prepared by randomly distributing a mixture of the particles on a chip pattern containing thousands of micro meter-scale sites. The particles occupied different sites from array to array. Each particle cam be distinguished by a tag that is established on the particle. The particles were arranged on the chip pattern by the random fluidic self-assembly (RFSA) method, using hydrophobic interaction.