• Title/Summary/Keyword: Offset voltages

Search Result 47, Processing Time 0.027 seconds

인버터의 전류측정 오차에 기인하는 영구자석형 동기전동기의 토크리플 저감

  • 홍순찬;윤덕용;원의연
    • Proceedings of the KIPE Conference
    • /
    • 1996.06a
    • /
    • pp.26-30
    • /
    • 1996
  • This paper proposes a novel method to reduce the torque ripple due to the non-ideality of the current sensing parts in vector-controlled inverter-fed PMSM(Permanent Magnet Synchronous Motor) drive systems. The motor output torque equations are derived in terms of their offset voltages and different voltage transducing gains. And the effects of phase current errors on motor torque are analyzed for both salient PMSM and non-salient PMSM. The proposed method can eliminate the torque ripple by nulling the offset voltages and setting the voltage transducing gains to the same value. To verify the proposed method, digital simulations are carried out for non-salient PMSM.

  • PDF

Advanced Static Over-modulation Scheme using Offset Voltages Injection for Simple Implementation and Less Harmonics

  • Lee, Dong-Myung
    • Journal of Electrical Engineering and Technology
    • /
    • v.10 no.1
    • /
    • pp.138-145
    • /
    • 2015
  • In this paper, a novel static overmodulation scheme (OVM) for space-vector PWM (SVPWM) is proposed. The proposed static OVM scheme uses the concept of adding offset voltages in linear region as well as overmodulation region to fully utilize DC-link voltage. By employing zero sequence voltage injection, the proposed scheme reduces procedures for achieving SVPWM such as complicated gating time calculation. In addition, this paper proposes a stepwise discontinuous angle movement in high modulation region in order to reduce Total Harmonic Distortion (THD). The validity of the proposed scheme is verified through theoretical analysis and experimental results.

Robust PLL Algorithms for Grid Voltage with DC Offset voltages (옵셋오차전압이 포함된 계통 전압에 강인한 PLL 알고리즘)

  • Lee, C.R.;Chun, T.W.;Lee, H.H.;Kim, H.G.;Nho, E.C.
    • Proceedings of the KIPE Conference
    • /
    • 2016.07a
    • /
    • pp.327-328
    • /
    • 2016
  • This paper proposes the PLL algorithms with both the quadrature signal generator (QSG) and the positive-sequence calculator (PSC) in order to remove the effects of the three-phase grid voltage with dc offset voltages. The performances of the proposed method are verified with both the simulation result and the experimental result with 32-bit DSP.

  • PDF

Characteristics of NDIR Alcohol Sensor with Elliptical Optical Structures (타원형 광구조물을 갖는 비분산 적외선 알코올 센서의 특성)

  • Yi, SeungHwan;Kim, JinHo;Kang, ByoungDo;Ihn, JeongMin
    • Journal of Auto-vehicle Safety Association
    • /
    • v.7 no.2
    • /
    • pp.39-43
    • /
    • 2015
  • NDIR (Non-dispersive infrared Rays) alcohol sensor has been prototyped and its temperature characteristics were measured. In order to design novel optical alcohol sensor, elliptical structures with one common foci were modeled and analyzed their optical properties. After analyzing elliptic optical structures, a prototype alcohol sensor module was tested according to the temperature variations from $-20^{\circ}C$ to $35^{\circ}C$. The offset voltages of alcohol sensor decreased from 1.1056 V at the temperature $-20^{\circ}C$ to 0.7339 V at $35^{\circ}C$. However, the highest sensitivity of alcohol sensor showed about $303{\mu}V/ppm$ at room temperature.

Four-switch Three-phase Inverter control method applied by simplified Space Vector PWM (간략화 된 SVPWM을 적용한 4-Switch 3-Phase Inverter의 제어 방법)

  • Son, Sang-Hun;Park, Young-Joo;Choy, Ick
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.11 no.3
    • /
    • pp.283-292
    • /
    • 2016
  • The performance of 4-switch 3-phase inverter(: FSTPI) which replace two switches of 6-switch 3-phase inverter(: SSTPI) is mainly affected by the compensator unbalanced voltages and output voltage control method. This paper proposes a DC offset current injection method to compensate the capacitor unbalanced voltages for FSTPI. A simplified SVPWM method which can be applied to FSTPI is also proposed. The validity of the proposed methods is verified by simulation and experiment using SPMSM.

CMOS High Speed Input Offset Canceling Comparator Design with Minimization of Charges Transfer (유동 전하량 최소화를 통한 입력 오프셋 제거 CMOS 고속 비교기의 설계)

  • 이수형;신경민;이재형;정강민
    • Proceedings of the IEEK Conference
    • /
    • 1999.11a
    • /
    • pp.963-966
    • /
    • 1999
  • This Paper describes the design of high speed and low power comparator based on the feed forward bias control. Major building blocks of this comparator are composed of input offset canceling circuit and feed forward bias control circuit. The usual offset canceling circuit cancels the offset voltages by storing them in capacitors using MOS switches, The comparator of this paper employs the bias control circuit which generates bias signal from the input signal. The bias signal is applied to the capacitors and keeps the transfer of chares in the capacitors in the minimal amount, therefore making the comparator operate in stable condition and reduce decision time. The comparator in this form has very samll area and power dissipation. Maximum sampling rate is 200 Ms/sec. The comparator is designed in 0.65${\mu}{\textrm}{m}$ technology and the offset is less than 0.5㎷.

  • PDF

Compensation of Unbalanced Capacitor Voltage for Four-switch Three-phase Inverter Using DC Offset Current Injection (DC 오프셋 전류 주입에 의한 4-Switch 3-Phase Inverter의 커패시터 전압 불평형 보상)

  • Park, Young-Joo;Son, Sang-Hun;Choy, Ick
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.10 no.3
    • /
    • pp.365-373
    • /
    • 2015
  • The performance of 4-switch 3-phase inverter(FSTPI) is mainly affected by the unbalanced voltages between two capacitors which replace two switches of conventional 6-switch 3-phase inverter(SSTPI). This paper proposes a DC offset current injection method to compensate the capacitor voltage unbalance for FSTPI. A simplified SVPWM method which can be applied to FSTPI is also proposed. The validity of the proposed methods is verified by computer simulation.

Reduction of Torque Ripple due to Current-Sensing Errors in Inverter-Fed AC Motor Systems (인버터의 전류측정 오차에 기인하는 교류전동기의 토크리플 저감)

  • 윤덕용;홍순찬
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.3 no.4
    • /
    • pp.280-286
    • /
    • 1998
  • This paper proposes a novel method to reduce the torque ripple due to the non-ideality of the current sensing parts in vector-controlled inverter-fed AC motor drive systems. For PMSM(Permanent Magnet Synchronous Motor), motor output torque equations are derived in terms of their offset voltages and different voltage transducing gains. And the effects of phase current errors on motor torque are analyzed for both salient PMSM and non-salient PMSM. The proposed method can eliminate the torque ripple by nulling the offset voltages and setting the voltage transducing gains to the same value. To verify the proposed method, digital simulations are carried out for non-salient PMSM.

  • PDF

Switching Voltage Modeling and PWM Control in Multilevel Neutral-Point-Clamped Inverter under DC Voltage Imbalance

  • Nguyen, Nho-Van;Nguyen, Tam-Khanh Tu;Lee, Hong-Hee
    • Journal of Power Electronics
    • /
    • v.15 no.2
    • /
    • pp.504-517
    • /
    • 2015
  • This paper presents a novel switching voltage model and an offset-based pulse width modulation (PWM) scheme for multilevel inverters with unbalanced DC sources. The switching voltage model under a DC voltage imbalance will be formulated in general form for multilevel neutral-point-clamped topologies. Analysis of the reference switching voltages from active and non-active switching voltage components in abc coordinates can enable voltage implementation for an unbalanced DC-source condition. Offset voltage is introduced as an indispensable variable in the switching voltage model for multilevel voltage-source inverters. The PWM performance is controlled through the design of two offset components in a subsequence. One main offset may refer to the common mode voltage, and the other offset restricts its effect on the quality of PWM control in related DC levels. The PWM quality can be improved as the switching loss is reduced in a discontinuous PWM mode by setting the local offset, which is related to the load currents. The validity of the proposed algorithm is verified by experimental results.

Design Parameter Optimization for Hall Sensor Application

  • Park, Chang-Sung;Cha, Gi-Ho;Kang, Hyun-Soon;Song, Chang-Sup
    • 제어로봇시스템학회:학술대회논문집
    • /
    • 2001.10a
    • /
    • pp.86.3-86
    • /
    • 2001
  • Hall effect sensor using 7um, 1.7 ohm-cm or 10um, 3.5 ohm-cm Bipolar process was successfully developed. The Hall sensor consists of various patterns, such as regular shapes, rectangles, diamond, hexagon and cross shapes to optimize offset voltage and sensitivity for proper applications. In order to measure offset voltage in chip scale the Agilent company´s 4156C and Nano-Voltage Meter were used and the best structure in offset voltage was finally selected by using ceramic package. The patterns appear to be the quadri-rectangular patterns entirely and three-parallelogram patterns. The measured offset voltages were found to be about 173-365uV. Meanwhile, in ...

  • PDF